Communication pipelining for code generation from simulink models

Proceedings - 12th IEEE International Conference on Trust, Security and Privacy in Computing and Communications, TrustCom 2013

Volumn , Issue , 2013, Pages 1893-1900

  Yan, Rongjie ^a   Huang, Kai ^b   Yu, Min ^b   Zhang, Xiaomeng ^b  

^a ISCAS   (China)

^b ZHEJIANG UNIVERSITY   (China)

Author keywords

communication pipeline; thread switching; SCCbased algorithm; repartition

Indexed keywords

CODE GENERATION; COMMUNICATION COST; CYCLIC TOPOLOGY; DISTRIBUTED MEMORY; FUNCTIONAL TASKS; PARALLEL EXECUTIONS; PIPELINE TECHNIQUES; SIMULINK MODELS;

COST REDUCTION; NETWORK COMPONENTS; PIPELINES; TOPOLOGY;

COMMUNICATION;

EID: 84893458522     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/TrustCom.2013.251     Document Type: Conference Paper

References (13)

1. A. A. Jerraya and W. Wolf, "Hardware/software interface codesign for embedded systems," IEEE Computer, vol. 38, no. 2, pp. 63-69, 2005.
2. "Simulink mathworks," http://www.mathworks.com.
3. "Real-time workshop mathworks," http://www.mathworks. com.
4. "Rti-mp," http://www.dspaceinc.com/ww/en/inc/home/products/sw/ impsw/rtimpblo.cfm.
5. S.-I. Han, S.-I. Chae, L. B. de Brisolara, L. Carro, R. Reis, X. Guerin, and A. A. Jerraya, "Memory-efficient multithreaded code generation from simulink for heterogeneous mpsoc," Design Autom. for Emb. Sys., vol. 11, no. 4, pp. 249-283, 2007.
6. S.-I. Han, S.-I. Chae, and A. A. Jerraya, "Functional modeling techniques for efficient sw code generation of video codec applications," in ASP-DAC, 2006, pp. 935-940.
7. L. Brisolara, S.-i. Han, X. Guerin, L. Carro, R. Reis, S.-I. Chae, and A. Jerraya, "Reducing fine-grain communication overhead in multithread code generation for heterogeneous mpsoc," in SCOPES, 2007, pp. 81-89.
8. S.-I. Han, X. Guerin, S.-I. Chae, and A. A. Jerraya, "Buffer memory optimization for video codec application modeled in simulink," in DAC, 2006, pp. 689-694.
9. S.-I. Han, A. Baghdadi, M. Bonaciu, S.-I. Chae, and A. A. Jerraya, "An efficient scalable and flexible data transfer architecture for multiprocessor soc with massive distributed memory," in DAC, 2004, pp. 250-255.
10. R. Tarjan, "Depth-first search and linear graph algorithms," SIAM Journal on Computing, vol. 1, no. 2, pp. 146-160, 1972.
11. S.-I. Han, S.-I. Chae, L. B. de Brisolara, L. Carro, K. Popovici, X. Guerin, A. A. Jerraya, K. Huang, L. Li, and X. Yan, "SimulinkR-based heterogeneous multiprocessor soc design flow for mixed hardware/software refinement and simulation," Integration, vol. 42, no. 2, pp. 227-245, 2009.
12. K. Huang, X. Yan, S.-I. Han, S.-I. Chae, A. A. Jerraya, K. Popovici, X. Guerin, L. B. de Brisolara, and L. Carro, "Gradual refinement for application-specific MPSoC design from Simulink model to RTL implementation," Journal of Zhejiang University-Science A, vol. 10, no. 2, pp. 151-164, 2009.
13. "C-sky, inc. ckcore processor," http://www.c-sky.com/.