Reducing fine-grain communication overhead in multithread code generation for heterogeneous MPSoC

ACM International Conference Proceeding Series

Volumn 235, Issue , 2007, Pages 81-89

  Brisolara, Lisane ^a   Han, Sang Il ^b,c   Guerin, Xavier ^b   Carro, Luigi ^a   Reis, Ricardo ^a   Chae, Soo Ik ^c   Jerraya, Ahmed ^b  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

^b TIMA LABORATORY   (France)

^c Seoul National University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATIC PROGRAMMING; CODES (SYMBOLS); EMBEDDED SYSTEMS; OPTIMIZATION; SOFTWARE ENGINEERING;

FINE-GRAIN COMMUNICATION; MESSAGE AGGREGATION OPTIMIZATION; PROGRAMMABILITY;

MICROPROCESSOR CHIPS;

EID: 34548023073     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1269843.1269855     Document Type: Conference Paper

References (19)

1. A. A. Jerraya, W. Wolf, H. Tenhunen, Guest Editors. IEEE Computer, Special Issue on. MPSoC. v. 38, n. 7, pp. 36-40, July 2005.
2. R. Kumar et al. Heterogeneous Chip Multiprocessors. In IEEE Computer, v. 38, issue 11, Nov. 2005.
3. G. Khan, D.B. MacQueen. "Coroutines and Networks of Parallel Processes," In B. Gilchrist, editor, Information Processing 77, Proc., pp. 993-998, Toronto, Canada.
4. Lee, E. A., Parks, T. M. "Dataflow process networks," Proc. of the IEEE. v. 83, n.5, pp. 773-801. May, 1995.
5. Simulink, Mathworks. http://www.mathworks.com.
6. P. Lieverse et al. "A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems" J. VLSI Signal Processing for Signal, Image, and Video Technology, v.29, n.3, pp.197-207, Nov. 2001.
7. A. D. Pimentel, C. Erbas, S. Polstra. "A Systematic Approach to Exploring Embedded System Architectures at Multiple Abstraction. Levels". IEEE Trans. On Computers, v. 55, n. 2, Feb., 2006.
8. Artemis Project, http://ce.et.tudelft.nl/artemis/.
9. S. K. Dwivedi, A. Kumar, M. Balakrishnan. "Automatic Synthesis of System on. Chip Multiprocessor Architectures for Process Networks". Proc of CODES+ISSS'04, Sweden, Sept. 2004.
10. J. T. Buck et al. "Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems". International Journal of Computer Simulation, v. 4, pp. 155-182.
11. S. Ha et al, "Hardware-software codesign of multimedia embedded systems: the PEACE approach", RTCSA, 2006.
12. P. Banerjee et al."The Paradigm. Compiler for Distributed-Memory Multicomputers," Computer, V.28, n.10, pp. 3747, Oct., 1995.
13. S. Hiranandani, K. Kennedy, C. Tseng. Compiling Fortran D for MIMD Distributed Memory Machines. Commun. ACM v. 35, n.8, pp. 66-80. 1992.
14. G. Chen, F. Li, and M. Kandemir. Compiler-Directed Channel Allocation for Saving Power in On-chip Networks. In: ACM SIGPLAN Notices, v.41, n.1 pp.194-205. 2006.
15. Real-Time Workshop, http://www.mathworks.com.
16. RTI-MP, http://www.dspaceinc.com/ww/en/inc/home/products/sw/i mpsw/rtimpblo.cfm.
17. K. Popovici et al. "Mixed Hardware Software Multilevel Modeling and Simulation for Multithread Heterogeneous MPSoC". In: VLSI-DAT 2007 (to appear).
18. W. Cesario et al. "Multiprocessor SoC Platforms: A Component-Based Design Approach", IEEE Design & Test of Computers, v. 19, n. 6, Nov-Dec, 2002.
19. T. Wiegand, et al., "Overview of the H.264/AVC Video Coding Standard", Circuits and Systems for Video Technology, v.13, n.8, pp 560-570, July 2003.