Automatic WCET analysis of real-time parallel applications

OpenAccess Series in Informatics

Volumn 30, Issue , 2013, Pages 11-20

  Ozaktas, Haluk ^a   Rochange, Christine ^a   Sainrat, Pascal ^a  

^a UNIVERSITÉ DE TOULOUSE   (France)

Author keywords

Parallel programming; Thread synchronisation; WCET analysis

Indexed keywords

EXTENDED VERSIONS; MULTICORE ARCHITECTURES; PARALLEL APPLICATION; PARALLEL PROGRAM; PARALLEL SOFTWARE; REAL-TIME EMBEDDED SYSTEMS; SHARED RESOURCES; WCET ANALYSIS;

PARALLEL ARCHITECTURES; PARALLEL PROGRAMMING; SOFTWARE ARCHITECTURE;

EMBEDDED SYSTEMS;

EID: 84893280838     PISSN: 21906807     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.4230/OASIcs.WCET.2013.11     Document Type: Conference Paper

References (23)

1. B. Akesson, K. Goossens, and M. Ringhofer. Predator: a predictable SDRAM memory controller. In 5th Int'l Conf. on Hardware/Software Codesign and System Synthesis, 2007.
2. B. Andersson, A. Easwaran, and J. Lee. Finding an upper bound on the increase in execution time due to contention on the memory bus in COTS-based multicore systems. In WiP of Real-Time Systems Symposium (RTSS), 2009.
3. C. Ballabriga, H. Cassé, C. Rochange, and P. Sainrat. OTAWA: an open toolbox for adaptive WCET analysis. In Workshop on Software technologies for Embedded and Ubiquitous Systems (SEUS), 2011.
4. C. Cullmann, C. Ferdinand, G. Gebhard, D. Grund, C. Maiza, J. Reineke, B. Triquet, and R. Wilhelm. Predictability considerations in the design of multi-core embedded systems. In Int'l Conf. on Embedded Real Time Software and Systems, 2010.
5. M. Gerdes, F. Kluge, T. Ungerer, and C. Rochange. The split-phase synchronisation technique: Reducing the pessimism in the WCET analysis of parallelised hard real-time programs. In Int'l Conf. on Embedded and Real-Time Computing Systems and Applications (RTCSA), 2012.
6. M. Gerdes, J. Wolf, I. Guliashvili, T. Ungerer, M. Houston, G. Bernat, S. Schnitzler, and H. Regler. Large drilling machine control code-parallelisation and WCET speedup. In Int'l Symp. on Industrial Embedded Systems (SIES), 2011.
7. A. Gustavsson, A. Ermedahl, B. Lisper, and P. Pettersson. Towards WCET analysis of multicore architectures using uppaal. In Workshop on WCET Analysis, 2010.
8. A. Gustavsson, J. Gustafsson, and B. Lisper. Toward static timing analysis of parallel software. In Workshop on WCET Analysis, 2012.
9. D. Hardy, T. Piquet, and I. Puaut. Using bypass to tighten WCET estimates for multi-core processors with shared instruction caches. In Real-Time Systems Symposium (RTSS), 2009.
10. T. Kelter, H. Falk, P. Marwedel, S. Chattopadhyay, and A. Roychoudhury. Bus-aware multicore WCET analysis through TDMA offset bounds. In Euromicro Conf. on Real- Time Systems (ECRTS), 2011.
11. Y. Li, V. Suhendra, Y. Liang, T. Mitra, and A. Roychoudhury. Timing analysis of concurrent programs running on shared cache multi-cores. In Real-Time Systems Symposium (RTSS), 2009.
12. Y.-T. S. Li and S. Malik. Performance analysis of embedded software using implicit path enumeration. In ACM SIGPLAN Notices, volume 30, 1995.
13. B. Lisper. Towards parallel programming models for predictability. In Workshop on WCET Analysis, 2012.
14. M. Lv, W. Yi, N. Guan, and G. Yu. Combining abstract interpretation with model checking for timing analysis of multicore software. In Real-Time Systems Symposium (RTSS), 2010.
15. M. Paolieri, E. Quiñones, F. J Cazorla, and M. Valero. An analyzable memory controller for hard real-time CMPs. Embedded Systems Letters, IEEE, 1(4), 2009.
16. P. Paolieri, E. Quiñones, F. Cazorla, G. Bernat, and M. Valero. Hardware support for WCET analysis of hard real-time multicore systems. In Int'l Symp. on Computer Architecture (ISCA), 2009.
17. M. Pelcat, P. Menuet, S. Aridhi, and J.-F. Nezan. Scalable compile-time scheduler for multi-core architectures. In Design, Automation and Test in Europe (DATE), 2009.
18. C. Rochange, A. Bonenfant, P. Sainrat, M. Gerdes, J. Wolf, T. Ungerer, Z. Petrov, and F.Ŝek Mikulu. WCET analysis of a parallel 3D multigrid solver executed on the MERASA multi-core. In Workshop on WCET Analysis, 2010.
19. J. Rosen, A. Andrei, P. Eles, and Z. Peng. Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip. In Real-Time Systems Symposium (RTSS), 2007.
20. S. Schliecker, M. Negrean, and R. Ernst. Bounding the shared resource load for the performance analysis of multiprocessor systems. In Design, Automation and Test in Europe (DATE), 2010.
21. V. Suhendra and T. Mitra. Exploring locking &partitioning for predictable shared caches on multi-cores. In Design Automation Conference (DAC), 2008.
22. T. Ungerer, F. Cazorla, P. Sainrat, G. Bernat, Z. Petrov, C. Rochange, E. Quiñones, M. Gerdes, M. Paolieri, J. Wolf, H. Cassé, S. Uhrig, I. Guliashvili, M. Houston, F. Kluge, S. Metzlaff, and J. Mische. MERASA: Multicore execution of hard real-time applications supporting analyzability. IEEE Micro, 30(5), 2010.
23. J. Wolf, M. Gerdes, F. Kluge, S. Uhrig, J. Mische, S. Metzlaff, C. Rochange, H. Cassé, P. Sainrat, and T. Ungerer. RTOS support for parallel execution of hard real-time applications on the MERASA multi-core processor. In Int'l Conf. on Object/Component/Service- Oriented Real-Time Distributed Computing (ISORC), 2010.