Unleash the system on chip using FPGAs and handel C

Unleash the System On Chip using FPGAs and Handel C

Volumn , Issue , 2009, Pages 1-173

  Kamat, Rajanish K ^a   Shinde, Santhosh A ^a   Shelake, Vinod G ^a  

^a SHIVAJI UNIVERSITY   (India)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84891425604     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-1-4020-9362-3     Document Type: Book

References (130)

1. http://www.st.com/stonline/products/technologies/soc/soc.htm
2. http://whatis.techtarget.com/definition/0, sid9-gci859459, 00.html#
3. http://www.answers.com/topic/system-on-a-chip?cat=technology
4. A Survey of Three System-on-Chip Buses:, AMBA, CoreConnect and Wishbone, Milica Mitić and Mile Stojčev, es.elfak.ni.ac.yu/Papers/ ICEST%20'06.pdf
5. L. Bennini, G. De Micheli, Networks on Chips: A New SoC Paradigm, IEEE Computer, Vol. 35, No. 1, January 2002 pp. 70-78.
6. S. Yoshikazu, S. Hiroaki, M. Kouji, T. Satoshi, Present Status of the Embedded CPU in SoC Design, NEC Technical Journal, Vol. 1, No. 5; pp. 38-41, 2006 www.nec.co.jp/techrep/en/journal/g06/n05/t060510.pdf
7. Intel Starts Foray into SoC Market, Christoph Hammerschmidt, EE Times Europe, (07/24/2008 4:11 AM EDT), http://www.eetimes.com/rss/showArticle.jhtml? articleID=209600265&cid=RSSfeed-eetimes-newsRSS
8. Multi-processor SoC design poses debug challenge, by N. Flaherty, Friday 12 January 2007 http://www.electronicsweekly.com/Articles/2007/01/12/40512/ multi-processor-socdesign-poses-debug-challenge.htm
9. Embedded Systems White Papers, System-on-Chip Designs: Strategy for Success http://whitepapers.silicon.com/0, 39024759, 60022283p, 00.htm
10. http://www.us.design-reuse.com/articles/2502/system-on-chip-market-to- hit-1-3-billionunits-in-2004-says-new-report.html
11. System on Chip - A Global Strategic Business Report, Research Report # GIA-MCP1471, Publication Date: May 2008 Global Industry Analysts, Number of Pages: 1198
12. SoC market to exceed $58bn by 2010, Global system-on-a-chip or SoC market likely to increase by over 150pc between 2006 and 2010, http://www.ciol.com/content/780798852.aspx
13. Worldwide System-on-Chip (SoC) Market To Reach $43.2 Billion By 2009, By Electronics.ca Research Network Published 01/17/2005 Semiconductors, http://www.electronics. ca/presscenter/articles/48/1/Worldwide-System-on-Chip- SOC-Market-To-Reach-432-Billion-By-2009/Page1.html
14. Mixed Signal System-on-Chip Applications-Cause of Mutual Interest! Date Published: 22 Nov. 2005 By C. Vasanthalakshmi, Research Trainee, http://www.frost.com/prod/servlet/market-insight-top. pag?docid=53870501 Frost and Sullivan Report, 2005.
15. Support for On-Chip Memory in Fiasco, Daniel Molka, TU Dresden, Verteidigung der Beleg-Arbeit, Retrieved from http://os.inf.tu-dresden. de/EZAG//abstracts/abstract-20070817. xml
16. System-on-Chip (SoC), Saturday, 06 January 2007 http://www.electronics- manufacturers.com/info/circuits-and-processors/system-on-chip-soc.html
17. SERC: 6th May 2008: Colloquium: "On-Chip Memory Architecture Exploration of Embedded Systems" https://www.serc.iisc.ernet.in/broadcast- messages/msg12231.html
18. System-on-Chip Bus, The next generation of System-on-Chip, Daniel Wiklund, Electronic devices, Department of Physics and Measurement Technology, Linköping University, SE-581 83 Linköping, Sweden
19. Lecture 2a, Overview of System-on-Chip Design, Res Saleh, University of British Columbia, Dept. of ECE
20. SoC bus war fizzles, Ron Wilson, EEdesign.com, (07/01/2002 6:13 PM EDT), http://www.eetimes.com/news/design/columns/design-future/showArticle.jhtml? articleID=17407890
21. FPGA Implementation of DLX Microprocessor With WISHBONE SoC Bus, By R. Selvakumar Rajagopal, M, Mun'im Ahmad Zabidi, Universiti Teknologi Malaysia (UTM), http://www.design-reuse.com/articles/18600/dlx-microprocessor-wishbone- bus.html
22. T. M. Reeves, T. K. Ravey, K. Timothy, Preface-System-on-a-Chip and Packaging, IBM Journal of Research and Development, Vol. 46, No. 6, 2002
23. Physical Limits to Modularity, By Daniel E Whitney, Senior Lecturer MIT Engineering Systems Division, 3/3/2004.
24. The Development of the C Language* Dennis M. Ritchie, Bell Labs/Lucent Technologies, http://cm.bell-labs.com/cm/cs/who/dmr/chist.html
25. Investigation of Hardware JPEG Encoder Implementation and Verification Methodologies, S. Gordoni, Department of Electrical and Computer Engineering, University of California Santa Barbara
26. The four Rs of efficient system design By Juergen Jaeger and Shawn McCloud, Courtesy of Embedded Systems Programming Mar. 1 2005 (14:39 PM) URL: http://www.us.design-reuse.com/showArticle.jhtml;jsessionid=NTXNPH3R3BVB4QSND BCSKH0CJUMEKJVN?articleID=60404381
27. Presentation by Jamie Lokier, Liverpool University, UK & CERN, Switzerland
28. The Network Interface Bottleneck, 10th IEEE Real Time Conference, Beaune'97, M. Boosten, R. W. Dobinson, B. Martin, CERN & Stan Ackermans Institute, Eindhoven, [RT97]
29. Hardware Compilation Group, Oxford University Computing Laboratory http://www.comlab.ox.ac.uk/oucl/hwcomp.html, [OUCL]
30. Embedded Solutions Ltd. - Commercial suppliers and support for Handel-C, http://www.embeddedsol.com/, [ESL]
31. C level design http://www.cleveldesign.com/, [ALT]
32. Frontier Design A|RT http://www.frontierd.com/, Handel-C
33. http://www.embeddedsol.com/, NLC
34. Systolic Parallel C http://www-mp. informatik.unimannheim.de/groups/mass- par-1/projects/spc.html
35. Transmogrifier C http://www.eecg.toronto.edu/EECG/RESEARCH/tmcc/tmcc
36. Handel-C for Hardware Design the Value of Software Design and Debug Methods To Designers Addressing Reconfigurable Logic August 2002White paper by Celoxica
37. Hardware C - A Language for Hardware Design, Descriptive Note: Technical Report, Stanford University CA Computer Systems Lab, Ku, David C.; De Micheli, Giovanni, Aug. 1988
38. High level languages-C-FPGA environment, http://asic-soc.blogspot.com/ 2007/11/advanced-tools-in-reconfigurable.html
39. What is Transmogrifier C? http://www.eecg.toronto.edu/RESEARCH/tmcc/tmcc
40. C Level Design Introduces C2Verilog Version 2.0 to Increase Productivity for Electronic System Designers, Business Wire, Dec. 15, 1998, http://findarticles.com/p/articles/mi-m0EIN/is-1998-Dec-15/ai-53400612
41. C to FPGA: An Abstract Concept for Concrete Design Implementation, By Jeff Jussel, Celoxica, http://www.rtcmagazine.com/home/article.php?id=100304
42. Spec-C, Handel-C, SystemC: A Comparative Study, By: Nikola Rank, 13 March 2006 www.web.cecs.pdx.edu/~mperkows/CAPSTONES/DSP1/ELG6163-Rank.ppt
43. System-on-chip design methodology in engineering education by William D. Mensch, Jr.1 and Dennis A. Silage2 retrieved from www.temple.edu/scdc/icee2000. pdf
44. Processor cores put more into SoC designs, retrieved from http://www.electronicstalk.com/news/tey/tey174.html
45. Programmable Clock Generator Solves System-Timing Woes, Dave Bursky | ED Online ID 720 | December 23, 2002, http://electronicdesign.com/Articles/Index. cfm?AD=1&ArticleID=1720
46. A SoC for Multimedia Network Devices, T. Boesch, E. Roth, M. Thalmann, N. Felber, W. Fichtner, ftp://ftp.tik.ee.ethz.ch/pub/people/spin/icce.pdf
47. SoC Design Environment with Automated BusArchitecture Generation for Rapid Prototyping with ISS, Sang-Heon Lee1, Jae-Gon Lee1, Ando Ki2, Chong-Min Kyung1, vs. www.kaist.ac.kr/~kyung/html/Paper/International%20Conference/IC- (132).pdf
48. Antifuse Memory IP Fuels Low-Power Designs, Jim Lipman, (08/01/2008 6:00 PM EDT), URL: http://www.eetimes.com/showArticle.jhtml?articleID=209900470
49. Lower voltage next goal for low-power DDR, Marc Greenberg, (06/09/2008 12:00 AM EDT), URL: http://www.eetimes.com/showArticle.jhtml?articleID=208402252
50. Keeping the best audio quality in mobile phone by managing voltage drops created by 217 Hz transients, D & R Industry Articles, http://www.design- reuse.com/articles/18519/managing-voltage-drops.html
51. Enhance circuit timing design with programmable clock generators (Part 1 of 2), As clocks speed increase and the number of clocks increases, a programmable clock generator may offer a better system and EMI design solution, By Lin Wu, Product Marketing Manager, Texas Instruments, Planet Analog, (06/03/08, 05:36:04 PM EDT) http://www.design-reuse.com/exit/?url= http%3A%2F%2Fwww.embedded. com%2Fcolumns%2Ftechnicalinsights%2F208402074%3Fprintable%3Dtrue
52. Enhance circuit timing design with programmable clock generators (Part 2 of 2), As clocks speed increase and the number of clocks increases, a programmable clock generator may offer a better system and EMI design solution, By Lin Wu, Product Marketing Manager, Texas Instruments, Planet Analog, (06/04/08, 12:00:00 PM EDT)
53. UWB Time-interleaved ADC exploiting SAR, Silvia Dondi, Silis s.r.l., Marco Bigi, Andrea Boni, Matteo Tonelli, Dipartimento di Ingegneria dell'Informazione - University of Parma, http://www.design-reuse.com/articles/ 17552/uwb-time-interleaved-adc-sar.html
54. B. Le, T. W. Rondeau, J. H. Reed, C. W. Bostian, "Analog-to-Digital Converters", IEEE Signal Processing Magazine, Nov. 2004
55. Future-Ready Ultrafast 8bit CMOS ADC, for System-on-Chip Applications, Jincheol Yoo1, Daegyu Lee1, Kyusun Choi1, and Ali Tangel2, www.cse.psu.edu/ ~kyusun/res/wasic.pdf
56. T. Monnier, F. M. Roche, G. Cathebras, Flip-flop hardening for space applications, Memory Technology, Design and Testing, 1998. Proceedings. International Workshop on Volume, 24-25 pp. 104-107, Aug. 1998
57. US Patent 6501314 - Programmable differential D flip-flop, retrieved from http://www.patentstorm.us/patents/6501314/description.html
58. I. Shigeru, S. Masaaki, N. Sen, K. Akio, A Realization of Asymmetrically Faulty D-flip/flop Based on Power Flicking Reset and Its Application to Fail-safe systems, IEIC Technical Report, Institute of Electronics, Information and Communication Engineers, Vol. 101; No. 3 (FTS2001 1-13); pp. 49-55, 2001
59. Phase Frequency Detector with a Novel D Flip Flop, Kaben Research Inc, retrieved from http://www.wipo.int/pctdb/en/wo.jsp?wo=2005096501
60. Flip-flop (electronics), http://en.wikipedia.org/wiki/Flip-flop- (electronics)
61. Fundamentals of the Electronic Counters, Application Note 200, Electronic Counter Series, Agilent Technologies, Electronic Counter Measures, Authored by Lee Pucker, Spectrum Signal processing
62. Introduction to CMOS VLSI Design, SRAM, Lecture Notes Retrieved from www.fp. cse. wustl.edu/dzar/463/Lectures/lect13.ppt
63. A New Low Power and High Speed Bidirectional Shift Register Architecture, N. Sklavos, P. Kitsos, N. Zervas and O. Koufopavlou, Retrieved from www.patmos2001.eivd. ch/program/Repro%5CArt-10-4.pdf
64. Frequency divider design strategies, By Louis Fan Fei, Broadband Technology, Retrieved from www.rfdesign.com/mag/503rfdf1.pdf
65. Fifo Controller Design Technique in JPEG 2000 Encoder, R. S. Gamad, Hemant Saxena, retrieved from www.hindawi.com/RecentlyAcceptedArticlePDF aspx?journal=MSE&number=694582
66. VLSI Design and Verification of the Imagine Processor, Brucek Khailany, William J. Dally, Andrew Chang, Ujval J. Kapasi, Jinyung Namkoong, Brian Towles, Proceedings of the 2002 International Conference on Computer Design, Retrieved from www.cva.stanford.edu/publications/2002/khailany-iccd2002-imagine-impl.pdf
67. Embedded RAM In FPGAs Enables FIFO Applications Creating A FIFO Memory Solves The Problem Of An Asynchronous Boundary Between Clocks, ED Online ID #7522, March 8, 1999, Retrieved from http://electronicdesign.com/Articles/Index. cfm?ArticleID=7522&pg=1
68. Using DMA FIFO to Develop High-Speed Data Acquistion Applications for Reconfigurable I/O Devices, NI Application Note, Retrieved from http://zone. ni.com/devzone/cda/tut/p/id/4534
69. FIFO memories supply the glue for high-speed systems, Markus Levy, EDN, march 1997 Retrieved from http://www.edn.com/archives/1997/031497/06DF-02.htm
70. P. Balasubramanian, K. Anantha, Power and Delay Optimized Graph Representation for Combinational Logic Circuits, International Journal of Computer Science Vol. 2 Retrieved from www.waset.org/ijecs/v1/v1-1-2.pdf
71. P. Balasubramanian, C. Hari Narayanan, K. Anantha, Low Power Design of Digital Combinatorial Circuits with Complementary CMOS Logic, International Journal of Electronics, Circuits and Systems Vol. 1 No. 1
72. E. Bareiša, V. Jusas, K. Motiejunas, R. Šeinauskas, Delay Fault Models and Metrics, Information Technology and Control, Vol. 34, No. 4, 2005, ISSN 1392-124X
73. Soft Error Resilient System Design through Error Correction, Subhasish Mitra, Ming Zhang, Norbert Seifert, TM Mak, Kee Sup Kim, Retrieved from www.gigascale.org/pubs/893/ifip06%5B1%5D.final.v7.pdf
74. J. G. Delgado-Frias, J. Nyathi, A VLSI high-performance encoder with priority lookahead, VLSI, 1998. Proceedings of the 8th Great Lakes Symposium on VLSI design, Vol. 19-21, pp. 59-64, Feb. 1998
75. IP reuse simplifies SoC design, verification John Wilson, EE Times, (10/11/2004), http://www.eetimes.com/news/latest/showArticle.jhtml?articleID= 49900412
76. Design Reuse, http://whatis.techtarget.com/definition/0, sid9-gci759468, 00.html
77. R. Mathur, Aptix Corporation, SoC Prototyping Requirements, FPGA and Structured ASIC Journal, Retrieved from http://www.fpgajournal.com/articles/soc- aptix.htm
78. C-Based Rapid Prototyping for Digital Signal Processing, E. Casseau, B. Le gal, P. Bomel, C. Jego, S. Huet, E. Martin, Retrieved from www.eurasip.org/Proceedings/Eusipco/Eusipco2005/defevent/papers/cr1179.pdf
79. Teaching IP Core Development: An Example, Aleksandar Milenkovic, David Fatzer, Retrieved from http://www.ece.uah.edu/~milenka
80. ASIC Prototyping Using Off-the-Shelf, FPGA Boards: How to Save Months of Verification Time and Tens of Thousands of Dollars, Retrieved from www.synplicity.com/literature/whitepapers/pdf/proto-wp06.pdf
81. L. A. Zadeh, Fuzzy Logic, IEEE Computer, pp. 83-89, 1988
82. L. C. Jain and N. M. Martin, Fusion of Neural Networks, Fuzzy Sets, and Genetic Algorithms: Industrial Applications, The CRC Press, 1999
83. A. Kandel, G. Langholz, Fuzzy Hardware: Architectures and Applications, Springer, 1998.
84. Handel C reference manual www.celoxica.com/techlib/files/CEL-W0410251JJ4- 60.pdf
85. V. Paxson, K. Asanovic, S. Dharmapurikar, J. Lockwood, R. Pang, R. Sommer, N. Weaver: Rethinking Hardware Support for Network Analysis and Intrusion Prevention, USENIX First Workshop on Hot Topics in Security (HotSec), Vancouver, B. C., July 31, 2006
86. S. Sachidananda, S. Gopalan, S. Varadarajan, Hardware-Software Hybrid Packet Processing for Intrusion Detection Systems, Vol. 3802/2005, Springer, 2005
87. D. V. Schuehler, J. W. Lockwood, TCP Splitter. A TCP/IP Flow Monitor in Reconfigurable Hardware, IEEE Micro, Vol. 23, No. 1, 1pp. 54-59, Jan/Feb. 2003
88. D. Bertozzi, A. Jalabert, S. Murali, R. Tamhankar, S. Stergiou, L. Benini, G. De Micheli: NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip, 2005
89. E. Bolotin, I. Cidon, R. Ginosar, A. Kolodny: QNoC: QoS Architecture and Design Process for Networks on Chip, JSA, Feb. 2004.
90. K. Goossens, J. Dielissen, A. Radulescu: A Ethereal Network on Chip: Concepts, Architectures, and Implementations, IEEE Design and Test of Computers, Sep/Oct, 2005.
91. F. Moraes, N. Calazans, A. Mello, L. Möller, L. Ost, Hermes: an Infrastructure for Low Area Overhead Packetswitching Networks on Chip, Integration, VLSI Journal, Oct. 2004.
92. R. Gindin, I. Cidon, I. Keidar, NoC-Based FPGA: Architecture and Routing, http://www.ee.technion. ac.il/matrics/papers/NoC-Based%20FPGA.pdf Retrieved on March 1, 2008
93. D. H. Lehmer. Mathematical methods in large-scale computing units. In Proc. 2nd Sympos. on Large-Scale Digital Calculating Machinery, Cambridge, MA, 1949, pp. 141-146, Cambridge, MA, 1951. Harvard University Press.
94. Application-specific integrated circuit, http://www.answers.com/topic/ asic
95. ALD Full Custom Design, Retrieved from http://www.aldinc.com/ald- fullcustom.htm
96. W. J. Dally, A. Chang, The Role of Custom Design in ASIC Chips, Retrieved from www.cva.stanford.edu/publications/2000/dac00.pdf
97. B. Kick, U. Baur, J. Koehl, T. Ludwig, T. Pflueger, Standard-cell-based design methodology for high-performance support chips, IBM Journal of Research and Development, Jul-Sep. 1997
98. Under the Hood: Gauging standard-cell performance, by Michael Keller, Semiconductor Insights 08/27/2007, Retrieved from URL: http://www.eetimes.com/ showArticle.jhtml?articleID=201801414
99. N. Sherwani. Algorithms For VLSI Physical Design Automation. 3rd ed., Kluwer Academic Publishers, pp. 222-223, 1999.
100. System-on-Chip Designs Strategy for Success, WHITE PAPER - June 2001 Udaya Kamath Rajita Kaundin, Retrieved from www.wipro.com/pdf-files/Wipro- System-on-Chip.pdf
101. Where Do Structured ASICs Fit?, Retrieved from http://www.soccentral.com/ results.asp?CatID=468
102. Assessing the structured-ASIC alternative, Ron Wilson, EE Times, 06/03/2004, Retrieved from http://www.eetimes.com/industrychallenges/silicon/ showArticle.jhtml?articleID=21401237
103. Embedded FPGA soft core processor enables universal CompactPCI applications, Pat Mead, Marketing Manager Altera Europe And Barbara Schmitz, Marketing Director MEN Mikro Elektronik, Embedded System Engineering Magazine, Retrieved from http://www.esemagazine.com/index.php?option=com-content&task= view&id=187&Itemid=2
104. Instrumentation control using the Rabbit 2000 embedded microcontroller, Authors: Schofield, Ian S.; Naylor, David A., Advanced Software, Control, and Communication Systems for Astronomy. edited by Lewis, Hilton; Raffi, Gianni. Proceedings of the SPIE, Vol. 5496, pp. dr 392-401 (2004)
105. FPGA based CPU instrumentation for hard real-time embedded system testing, Richard Fryer, ACM SIGBED Review archive, Vol. 2, No. 2 (April 2005) table of contents, Special issue: IEEE RTAS 2005 work-in-progress, pp. 39-42, 2005, ISSN:1551-3688
106. Exploring C for Microcontrollers: A Hands on Approach by J. S. Parab, V. G. Shelake, R. K. Kamat and G. M. Naik Springer Netherlands, 2007
107. Altera tweaks soft-core processor, By Susan Rambo, Embedded.com, 02/25/03, http://www.embedded.com/story/OEG20030225S0022 retrieved on October 20, 2007
108. QuickLogic QuickMIPS ESP Is Industry's First - Combines a High-speed Processor With Hardwired Functions and Field Programmability, Design and Reuse Newsletter, http://www.us.design-reuse.com/news/news349.html retrieved on October 21, 2007
109. PicoBlaze User Resources Xilinx Inc. website http://www.xilinx.com/ ipcenter/processor-central/picoblaze/picoblaze-user-resources.htm retrieved on October 21, 2007
110. "Proportional-integral-derivative explained, Tuning PID controls", Javier Gutirrez, National Instruments, Industrial Control Design Line, CMP Media, http://www.industrialcontroldesignline.com/199000752; jsessionid=XZELCWV0SLJ2QQSNDLQCKH0CJUNN2JVN? printableArticle=true retrieved on October 20, 2007
111. "New techniques for PID controller design", Moradi, M. H., Control Applications, 2003. CCA 2003. Proceedings of 2003 IEEE Conference on Vol. 2, No. 23-25 June 2003 pp: 903-908 vol. 2
112. The unified gain tuning approach to the PID position control with minimal overshoot, position stiffness, and robustness to load variance for linear machine drives in machine tool environment Joohn-Sheok Kim Moon-Suk Choi Seokjoo Kan, Dept. of Electr. Eng., Inchon Univ., Applied Power Electronics Conference and Exposition, 2001. APEC 2001. Sixteenth Annual IEEE, Publication Date: 2001, Vol. 1, On page (s):635-641 Vol. 1, ISBN: 0-7803-6618-2
113. The PID Algorithm, STRAIGHT-LINE CONTROL CO., INC., http://members.aol. com/pidcontrol/pid-algorithm.html
114. Xilinx Reference Design License http://www.xilinx.com/ipcenter/doc/ referencedesignlicense.pdf
115. PicoBlaze Soft Processor homepage http://www.xilinx.com/ipcenter/ processor-central/picoblazer/index.htm
116. KCPSM3 Manual: www.xilinx.com/bvdocs/userguides/ug129.pdf
117. Lecture notes Digital Control Algorithms and Their Implementation by Peyman Gohari http://users.encs.concordia.ca/~gohari/ELEC6061/Files/9.pdf
118. DATA ENCRYPTION STANDARD, U. S. DEPARTMENT OF COMMERCE/National Institute of Standards and Technology, FEDERAL INFORMATION PROCESSING STANDARDS PUBLICATION, FIPS PUB 46-3, 1999 October 25, Retrieved from http://csrc.nist. gov/publications/fips/fips46-3/fips46-3.pdf on July 1, 2008.
119. Garfinkel, Simson, (December 1, 1994). PGP: Pretty Good Privacy. O'Reilly Media, pp. 101-102. ISBN 978-1565920989.
120. Lin, M. C.-J. Youn-Long Lin, A VLSI implementation of the Blowfish encryption/decryption algorithm, Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific
121. Cody, Brian; Madigan, Justin; MacDonald, Spencer; Hsu, Kenneth W, High speed SOC design for blowfish cryptographic algorithm, Very Large Scale Integration, 2007. VLSI - SoC 2007. IFIP International Conference, 2007
122. FPGA to ASIC Strategy for Communication SoC Designs, by Rick Mosher, AMI Semiconductor, Retrieved from http://www.design-reuse.com/articles/4360/fpga-to- asic-strategyfor-communication-soc-designs.html
123. FPGA-based System-on-Chip Designs for Real-Time Applications in Particle Physics, Shebli Anvar, Olivier Gachelin, Pierre Kestener, Herve LeProvost, Irakli Mandjavidze, Presented at the 14th IEEE Real Time Conference, Stockholm, Sweden, June 6-10, 2005, Retrieved from www.irfu.cea.fr/Phocea/file.php?class= std&file=Doc/Publications/Archives/dapnia-05-105.pdf
124. The Half-Adder Form and Early Branch Condition Resolution, David R. Lutz and D. N. Jayasimha, Proceedings of the 13th Symposium on Computer Arithmetic (ARITH'97)
125. B. Adrian, T. Jarmo, Vlsi-efficient implementation of full adder-based median filter, 2004 IEEE International Symposium on Circuits and Systems: Proceedings, May 23-26, 2004, Sheraton Vancouver Wall Centre Hotel, Vancouver, British Columbia, Canada
126. D. J. Soudris, V. Paliouras, T. Stouraitis, C. E. Goutis, VLSI design methodology for RNS full adder-based inner product architectures, IEEE transactions on circuits and systems. 2, Analog and digital signal processing ISSN 1057-7130
127. Adders and computational power, Retrieved from http://www.edacafe.com/ books/phdThesis/Chapter-2.5.php
128. Booth Recoding, ASIC Design for Signal Processing, Retrieved from http://www.geoffknagge.com/fyp/booth.shtml
129. IP & Ethernet Interfaces, Retrieved from http://www.beyondlogic.org/ etherip/ip.htm
130. S. A. Shinde, V. G. Shelake, R. K. Kamat, FPGA based Packet Splitter Implementation Using Mixed Design Flow, ELECTRONICS AND ELECTRICAL ENGINEERING, 2008. No. 8 (88)