Fundamentals of Semiconductor Manufacturing and Process Control

Fundamentals of Semiconductor Manufacturing and Process Control

Volumn , Issue , 2006, Pages 1-463

  May, Gary S ^a   Spanos, Costas J ^b  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84889443764     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1002/0471790281     Document Type: Book

References (133)

1. G. May and S. Sze, Fundamentals of Semiconductor Fabrication, Wiley, New York 2002.
2. G. Gunderson, A New Economic History of America, McGraw-Hill, New York, 1976.
3. D. Montgomery, Introduction to Statistical Quality Control, 3rd ed.,Wiley, New York, 1997.
4. J. Stenerson and K. Curran, Computer Numerical Control, Prentice-Hall, Upper Saddle River, NJ, 1997.
5. D. Shore, "Steel-Making in Ancient Africa," in Blacks in Science: Ancient and Modern, I. Van Sertima, ed., Transaction Books, New Brunswick, NJ, 1986, p. 157.
6. M. Hepher, "The Photoresist Story," J. Photo. Sci. 12, 181 (1964).
7. A. Fick, "Ueber Diffusion," Ann. Phys. Lpz. 170, 59 (1855).
8. J. Czochralski, "Ein neues Verfahren zur Messung der Kristallisationsgeschwindigkeit der Metalle," Z. Phys. Chem. 92, 219 (1918).
9. P. W. Bridgman, "Certain Physical Properties of Single Crystals of Tungsten, Antimony, Bismuth, Tellurium, Cadmium, Zinc, and Tin," Proc. Am. Acad. Arts Sci. 60, 303 (1925).
10. W. G. Pfann, Semiconductor Signal Translating Device, U.S. Patent 2,597,028 (1952).
11. J. Andrus, Fabrication of Semiconductor Devices, U.S. Patent 3,122,817 (filed 1957; granted 1964).
12. C. J. Frosch and L. Derrick, "Surface Protection and Selective Masking during Diffusion in Silicon," J. Electrochem. Soc. 104, 547 (1957).
13. N. N. Sheftal, N. P. Kokorish, and A. V. Krasilov, "Growth of Single-Crystal Layers of Silicon and Germanium from the Vapor Phase," Bull. Acad. Sci USSR, Phys. Ser. 21, 140, (1957).
14. W. Shockley, Forming Semiconductor Device by Ionic Bombardment, U.S. Patent 2,787,564 (1958).
15. J. S. Kilby, "Invention of the Integrated Circuit," IEEE Trans. Electron Devices ED-23, 648 (1976).
16. R. N. Noyce, Semiconductor Device-and-Lead Structure, U.S. Patent 2,981,877 (filed 1959, granted 1961).
17. F. M. Wanlass and C. T. Sah, "Nanowatt Logics Using Field-Effect Metal-Oxide Semiconductor Triodes," Tech. Digest IEEE Int. Solid-State Circuit Conf., 1963, p. 32.
18. R. M. Dennard, Field Effect Transistor Memory, U.S. Patent 3,387,286 (filed 1967, granted 1968).
19. R. E. Kerwin, D. L. Klein, and J. C. Sarace, Method for Making MIS Structure, U.S. Patent 3,475,234 (1969).
20. H. M. Manasevit and W. I. Simpson, "The Use of Metal-Organic in the Preparation of Semiconductor Materials. I. Epitaxial Gallium-V Compounds," J. Electrochem. Soc. 116, 1725 (1969).
21. S. M. Irving, K. E. Lemons, and G. E. Bobos, Gas Plasma Vapor Etching Process, U.S. Patent 3,615,956 (1971).
22. A. Y. Cho, "Film Deposition by Molecular Beam Technique," J. Vac. Sci. Technol. 8, S31 (1971).
23. R. Slater, Portraits in Silicon, MIT Press, Cambridge, MA, 1987, p. 175.
24. R. Rung, H. Momose, and Y. Nagakubo, "Deep Trench Isolated CMOS Devices," Tech. Digest. IEEE Int. Electron Devices Meet., 1982, p. 237.
25. B. Davari et al., "A New Planarization Technique, Using a Combination of RIE and Chemical Mechanical Polish (CMP)," Tech. Digest IEEE Int. Electron Devices Meet., 1989, p. 61.
26. J. Paraszczak et al., "High Performance Dielectrics and Processes for ULSI Interconnection Technologies," Tech. Digest IEEE Int. Electron Devices Meet., 1993, p. 261.
27. M. Dax, "Top Fabs of 1996," Semiconductor Intl. 19(5) (1996).
28. D. Hodges, L. Rowe, and C. Spanos, "Computer-Integrated Manufacturing of VLSI," Proc. IEEE/CHMT Intl. Electron. Manuf. Tech. Symp., 1989.
29. IEEE Electron Devices Society, Fifty Years of Electron Devices, IEEE, Piscataway, NJ, 2002.
30. J. Moyne, E. del Castillo, and A. Hu, itz Run-to-Ru, Control in Semiconductor Manufacturing, CRC Press, Boca Raton, FL, 2001.
31. M. Penn, "Economics of Semiconductor Production," Microelectron. J. 23, 255-265 (1992).
32. R. Tummala (ed.), Fundamentals of Microsystems Packaging, McGraw-Hill, New York, 2001.
33. A. Landzberg, Microelectronics Manufacturing Diagnostics Handbook, Van Nostrand Reinhold, New York, 1993.
34. F. Nash, Estimating Device Reliability: Assessment of Credibility, Kluwer Academic Publishers, Boston, MA, 1993.
35. W. Brown (ed.), Advanced Electronic Packaging, IEEE Press, New York, 1999.
36. M. Moslehi, R. Chapman, M. Wong, A. Paranjpe, H. Najm, J. Kuehne, R. Yeakley, and C. Davis, "Single-Wafer Integrated Semiconductor Device Processing," IEEE Trans. Electron Devices 39(1) (Jan. 1992).
37. G. May and S. Sze, Fundamentals of Semiconductor Fabrication, Wiley, New York, 2003.
38. W. Brown, ed., Advanced Electronic Packaging, IEEE Press, New York, 1999.
39. R. Tummala, ed., Fundamentals of Microsystems Packaging, McGraw-Hill, New York, 2001.
40. D. Halliday and R. Resnick, Physics, NY: Wiley, New York, 1978.
41. J. Pope, R. Woodburn, J. Watkins, R. Lachenbruch, and G. Viloria, "Manufacturing Integration of Real-Time Laser Interferometry to Isotropically Etch Silicon Oxide Films for Contacts and Vias," Proc. SPIE Conf.Microelectronic Processing, Vol. 2091, 1993, pp. 185-196.
42. S. Maung, S. Banerjee, D. Draheim, S. Henck, and S. Butler, "Integration of In-Situ Spectral Ellipsometry with MMST Machine Control," IEEE Trans. Semiconduct. Manuf. 7(2), (May 1994).
43. T. Vincent, P. Khargonekar, and F. Terry, "An Extended Kalman Filtering-Based Method of Processing Reflectometry Data for Fast In-Situ Etch Rate Measurements," IEEE Trans. Semiconduct. Manuf. 10(1), (Feb. 1997).
44. K. Wong, D. Boning, H. Sawin, S. Butler, and E. Sachs, "Endpoint Prediction for Polysilicon Plasma Etch via Optical Emission Interferometry," J. Vac. Sci. Technol. A. 15(3), (May/June 1997).
45. H. Tompkins andW. McGahan, Spectroscopic Ellipsometry and Reflectometry,Wiley, New York, 1999.
46. F. Yang, W. McGahan, C. Mohler, and L. Booms, "Using Optical Metrology to Monitor Low-K Dielectric Thin Films," Micro 31-38 (May 2000).
47. J. McGilp, D. Weaire, and C. Patterson (eds), Epioptics, Springer-Verlag, New York, 1995.
48. W. Press, B. Flannery, S. Teukolsky, and W. Vetterling, Numerical Recipes in C, Cambridge Univ. Press, Cambridge, MA, 1988.
49. B. Stutzman, H. Huang, and F. Terry, "Two-Channel Spectroscopic Reflectometry for In-Situ Monitoring of Blanket and Patterned Structures During Reactive Ion Etching," J. Vac. Sci. Technol. B. 18(6), (Nov./Dec. 2000).
50. R. Jaeger, Introduction to Microelectronic Fabrication, Addison-Wesley, Reading, MA, 1993.
51. S. Wolf and R. Tauber, Silicon Processing for the VLSI Era, Lattice Press, Sunset Beach, CA, 2000.
52. A. Landzberg, Microelectronics Manufacturing Diagnostics Handbook, Van Nostrand Reinhold, New York, 1993.
53. C. Raymond, "Angle-Resolved Scatterometry for Semiconductor Manufacturing," Microlithogry. World (winter 2000).
54. J. Pineda de Gyvez and D. Pradhan, Integrated CircuitManufacturability, IEEE Press, Piscataway, NJ, 1999.
55. S. Campbell, The Science and Engineering of Microelectronic Fabrication, Oxford Univ. Press, New York, 2001.
56. D. Manos and D. Flamm, Plasma Etching: An Introduction, Academic Press, San Diego, CA, 1989.
57. D. Stokes and G. May, "Real-Time Control of Reactive Ion Etching Using Neural Networks," IEEE Trans. Semiconduct. Manuf. 13(4), 469-480 (Nov. 2000).
58. P. Raynaud, T. Amilis, and Y. Segui, "Infrared Absorption Analysis of Organosilicon/Oxygen Plasmas in a Microwave Multipolar Plasma Excited by Distributed Electron Cyclotron Resonance," Appl. Surf. Sci. 138-139, 285-291 (1999).
59. C. Almgren, "The Role of RF Measurements in Plasma Etching," Semicond. Intl. 99-104 (Aug. 1997).
60. D. Montgomery, Introduction to Statistical Quality Control, Wiley, New York, 1993.
61. B. Murphy, "Cost-Size Optima of Monolithic Integrated Circuits," Proc. IEEE 52(12), 1537-1545 (Dec. 1964).
62. J. Piñeda de Gyvez and D. Pradhan, Integrated CircuitManufacturability, IEEE Press, 1999.
63. R. Seeds, "Yield and Cost Analysis of Bipolar LSI," IEEE Intl. Electron Devices Meet., Washington, DC, Oct., 1967.
64. J. Price, "A New Look at Yield of Integrated Circuits," Proc. IEEE (Lett.) 58, 1290-1291 (Aug. 1970).
65. T. Okabe, Nagata, and Shimada, "Analysis of Yield of Integrated Circuits and a New Expression for the Yield," in Defect and Fault Tolerance in VLSI Systems, C. Stapper, ed., Vol. 2, Plenum Press, 1990, pp. 47-61.
66. C. Stapper, "Fact and Fiction in Yield Modeling," Microelectron. J. 210(1-2), 129-151 (May 1989).
67. J. Cunningham, "The Use and Evaluation of Yield Models in Integrated Circuit Manufacturing," IEEE Trans. Semiconduct. Manuf. 3(2), 60-71 (May 1990).
68. C. Stapper and R. Rossner, "A Simplified Method for Modeling VLSI Yields," Solid State Electron. 25(6), 655-657 (July 1973).
69. C. Stapper, "Modeling Defects in Integrated Circuit Photolithographic Patterns," IBM J. Res. Devel. 28(4), 461-475 (July 1984).
70. W. Brown, Advanced Electronic Packaging, IEEE Press, Piscataway, NJ, 1999.
71. W. Maly and A. Strojwas, "Statistical Simulation of the IC Manufacturing Process," IEEE Trans. CAD ICs Syst. 1(3) (July 1982).
72. D. Walker, Yield Simulation for Integrated Circuits, Kluwer, Boston, 1987.
73. S. Director and G. Hatchel, "A Point Basis for Statistical Design," Proc. IEEE Intl. Symp. Circuits and Systems, New York, May, 1978.
74. J. Ogrodzki, L. Opalski, and M. Styblinski, "Acceptability Regions for a Class of Linear Networks," Proc. IEEE Intl. Symp. Circuits and Systems, Houston, May 1980.
75. S. Director and G. Hatchel, "The Simpilical Approximation Approach to Design Centering," IEEE Trans. Circuits Syst. CAS-24(7) (July 1977).
76. S. Cunningham, C. J. Spanos, and K. Voros, "Semiconductor Yield Improvement: Results and Best Practices", IEEE Trans. Semiconduct. Manuf. 8(2), 103-109 (May 1995).
77. D. Montgomery, Introduction to Statistical Quality Control, Wiley, New York, 1993.
78. A. Duncan, Quality Control and Industrial Statistics, Irwin, Homewood, IL, 1974.
79. Western Electric, Statistical Quality Control Handbook, Western Electric Corp., Indianapolis, IN, 1956.
80. S. Campbell, The Science and Engineering of Microelectronic Fabrication, Oxford Univ. Press, New York, 2001.
81. D. Hawkins, "Cumulative Sum Control Charting: An Underutilized SPC Tool," Qual. Engi. 5 (1993).
82. S. Lee, E. Boskin, H. Liu, E. Wen, and C. Spanos, "RTSPC: A Software Utility for Real-Time SPC and Tool Analysis," IEEE Trans. Semiconduct. Manuf. 8(1) (Feb. 1995).
83. G. Box, W. Hunter, and J. Hunter, Statistics for Experimenters, Wiley, New York, 1978.
84. G. Box and D. Cox, "An Analysis of Transformations," J. Roy. Stat. Soc. B. 26, 211 (1964).
85. D. Montgomery, Introduction to Statistical Quality Control, Wiley, New York, 1993.
86. G. Taguchi and Y. Wu, Control Japan Quality Control Organization, Nagoya, Japan, 1980.
87. M. Phadke, R. Kackar, D. Speeney, and M. Grieco, "Off-Line Quality Control in Integrated Circuit Fabrication Using Experimental Design," Bell Syst. Tech. J., (May-June 1983).
88. G. Box, W. Hunter, and J. Hunter, Statistics for Experimenters, Wiley, New York, 1978.
89. RS/Explore Primer, BBN Software Products, Cambridge, MA, 1992.
90. D. Montgomery, Introduction to Statistical Quality Control, Wiley, New York, 1993.
91. G. May, J. Huang, and C. Spanos, "Statistical experimental Design in Plasma Etch Modeling," IEEE Trans. Semiconduct. Manuf. 4(2) (May 1991).
92. RS/Discover User's Guide, BBN Software Products, Cambridge, MA, 1992.
93. D. Montgomery, Design and Analysis of Experiments, 3rd ed., Wiley, New York, 1991.
94. I. Joliffe, Principal Component Analysis, Springer-Verlag, New York, 1986.
95. S. Hong, G. May, and D. Park, "Neural Network Modeling of Reactive Ion Etching Using Optical Emission Spectroscopy Data," IEEE Trans. Semiconduct. Manuf. 16(4) (Nov. 2003).
96. kG. May, "Computational Intelligence in Microelectronics Manufacturing," in Handbook of Computational Intelligence in Design and Manufacturing, J. Wang and A. Kusiak, eds., CRC Press, Boca Raton, FL, 2001, Chapter 13.
97. J. Hopfield and D. Tank, "Neural Computation of Decisions in Optimization Problems," Biol. Cybern. 52 (1985).
98. G. May, "Manufacturing IC's the Neural Way," IEEE Spectrum. 31(9) (Sept. 1994).
99. B. Irie and S. Miyake, "Capabilities of Three-Layered Perceptrons," Proc. IEEE Intl. Conf. Neural Networks, 1988.
100. C. Himmel and G. May, "Advantages of Plasma Etch Modeling Using Neural Networks over Statistical Techniques," IEEE Trans. Semiconduct. Manuf. 6(2) (May 1993).
101. L. Zadeh, Inform. Control. 8 (1965).
102. J. Bezdek, "A Review of Probabilistic, Fuzzy, and Neural Models for Pattern Recognition," in Fuzzy Logic and Neural Network Handbook, C. H. Chen, ed., McGraw-Hill, New York, 1996, Chapter 2.
103. T. Takagi and M. Sugeno, "Fuzzy Identification of Systems and Its Applications to Modeling and Control," IEEE Trans. Syst. Manuf. Cybern. SMC-15 (Jan./Feb. 1985).
104. H. Xie, R. Mahajan, and Y. Lee, "Fuzzy Logic Models for Thermally Based Microelectronic Manufacturing Processes," IEEE Trans. Semiconduct. Manuf. 8(3) (Aug. 1995).
105. M. J. D. Powell, "An Iterative Method for Finding Stationary Values of a Function of Several Variables," Comput. J. 5, 147-151 (1962).
106. J. A. Nelder and R. Mead, "A Simplex Method for Function Minimization," Comput. J. 7, 308-313 (1965).
107. J. H. Holland, Adaptation in Natural and Artificial Systems, Univ. Michigan Press, Ann Arbor, MI, 1975.
108. S. Han and G. May, "Using Neural Network Process Models to Perform PECVD Silicon Dioxide Recipe Synthesis via Genetic Algorithms," IEEE Trans. Semiconduct. Manuf. 10(2), 279-287 (May 1997).
109. J. Moyne, E. del Castillo, and A. Hu, itz Run-to-Ru, Control in Semiconductor Manufacturing, CRC Press, Boca Raton, FL, 2001.
110. E. Sachs, A. Hu, and A. Ingolfsson, "Run by Run Process Control: Combining SPC and Feedback Control," IEEE Trans. Semiconduct. Manuf. 8(1) (Feb. 1995).
111. S. Butler and J. Stefani, "Supervisory Run-to-Run Control of Polysilicon Gate Etch Using In-Situ Ellipsometry," IEEE Trans. Semiconduct. Manuf. 7(2) (May 1994).
112. P. Gill, W. Murray, M. Saunders, and M. Wright, User's Guide for NPSOL (Smoothed Nonlinear Constrained Optimization) (Version 4.0): A Fortran Package for Nonlinear Programming, Stanford Univ., Stanford, CA, 1986.
113. B. Mandel, "The Regression Control Chart," J. Quality Technol. 1(1), 1-9 (Jan. 1969).
114. R. Harris, A Primer of Multivariate Statistics, Academic Press, New York, 1975.
115. S. Lee, "A Strategy for Adaptive Regression Modeling of LPCVD Reactors," Special Issues in Semiconductor Manufacturing, 69-80 (Univ. California, Berkeley/ERL M90/8) (Jan. 1990).
116. R. Crosier, "Multivariate Generalizations of Cumulative Sum Quality-Control Schemes," Technometrics 30(3) (Aug. 1988).
117. A. Emslie, F. Bonner, and L. Peck, "Flow of a Viscous Liquid on a Rotating Disk," J. Appl. Phys. 29, 858 (1958).
118. B. Bombay, The BCAM Control and Monitoring Environment, Univ. California Berkeley, M.S. thesis, Memorandum UCB/ERL M92/113, 1992.
119. G. Golub and C. Van Loan, Matrix Computations, 2nd ed., John Hopkins Univ. Press, Baltimore, 1989.
120. S. Leang and C. Spanos, "A General Equipment Diagnostic System and Its Application on Photolithographic Sequence," IEEE Trans. Semiconduct. Manuf. 10(3) (1997).
121. T. Kim and G. May, "Intelligent Control of Via Formation by Photosensitive BCB for MCM-D Applications," IEEE Trans. Semiconduct. Manuf. 12(4), 503-515 (Nov. 1999).
122. T. Kim and G. May, "Sequential Modeling of Via Formation in Photosensitive Dielectric Materials for MCM-D Applications," IEEE Trans. Semiconduct. Manuf. 12(3), 345-352 (Aug. 1999).
123. G. May and C. Spanos, "Automated Malfunction Diagnosis of Semiconductor Fabrication Equipment: A Plasma Etch Application," IEEE Trans. Semiconduct. Manuf. 6(1), 28-40 (Feb. 1993).
124. C. Spanos, "Hippocrates: A Methodology for IC Process Diagnosis," Proc. ICCAD, 1986, pp. 513-516.
125. G. Freeman, W. Lukaszek, and J. Pan, "MERLIN: A Device Diagnosis System Based on Analytic Models," IEEE Trans. Semiconduct. Manuf. 6(4), 306-317 (Nov. 1993).
126. J. Pan and J. Tenenbaum, "PIES: An Engineer's 'Do-it-Yourself' Knowledge System for Interpretation of Parametric Test Data," Proc. 5th Nat. Conf. on AI, 1986, pp. 836-843.
127. S. Dolins, A. Srivastava, and B. Flinchbaugh, "Monitoring and Diagnosis of Plasma Etch Processes," IEEE Trans. Semiconduct. Manuf. 1(1), 23-27 (Feb. 1988).
128. J. Plummer, "Tighter Process Control with Neural Networks," AI Expert 10, 49-55 (1993).
129. S. Bhatikar and R. Mahajan, "Artificial Neural Network Based Diagnosis of CVD Barrel Reactor," IEEE Trans. Semiconduct. Manuf. 15(1), 71-78 (Feb. 2002).
130. E. Rietman and M. Beachy, "A Study on Failure Prediction in a Plasma Reactor," IEEE Trans. Semiconduct. Manuf. 11(4), 670-680 (1998).
131. B. Kim and G. May, "Real-Time Diagnosis of Semiconductor Manufacturing Equipment Using Neural Networks," IEEE Trans. Compon. Pack. Manuf. Technol. C20(1), 39-47 (Jan. 1997).
132. G. Shafer, A Mathematical Theory of Evidence, Princeton Univ. Press, Princeton, NJ, 1976.
133. M. Baker, C. Himmel, and G. May, "Time Series Modeling of Reactive Ion Etching Using Neural Networks," IEEE Trans. Semiconduct. Manuf. 8(1), 62-71 (Feb. 1995).