Fault models and injection strategies in SystemC specifications

Proceedings - 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools, DSD 2008

Volumn , Issue , 2008, Pages 88-95

  Bolchini, Cristiana ^a   Miele, Antonio ^a   Sciuto, Donatella ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC MECHANISM; FAULT INJECTION; FAULT MODEL; LEVELS OF ABSTRACTION; PLATFORM BASED DESIGN; SIMULATION PLATFORM; TOLERANCE DESIGN; TRANSIENT FAULTS;

FAULT DETECTION; FITS AND TOLERANCES; SYSTEMS ANALYSIS; TOOLS;

LOGIC DESIGN;

EID: 84886745300     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2008.35     Document Type: Conference Paper

References (17)

1. G. Beltrame, C. Bolchini, L. Fossati, A. Miele, and D. Sciuto. ReSP: A Non-Intrusive Transaction-Level Reflective MPSoC Simulation Platform for Design Space Exploration. In Proc. Asia and South Pacific Design Automation Conference, pages 673-678, 2008.
2. F. Bruschi, F. Ferrandi, and D. Sciuto. A framework for the functional verification of SystemC models. Int. Journ. on Parallel Programming, 33(6):667-695, 2005.
3. K.-J. Chang and Y.-Y. Chen. System-Level Fault Injection in SystemC Design Platform. In Proc. IEEE Intl. Symp. on Advanced Intelligent Systems (ISIS), 2007.
4. R. L. de Oliveira Moraes and E. Martins. Jaca - a software fault injection tool. In Proc. IEEE Int. Conf. on Dependable Systems and Networks, pages 667-671, 2003.
5. R. D. Eldred. Test routines based on symbolic logic statements. Journal of the ACM, 6(1):33-36, 1959.
6. J. Gracia et al. Comparison and application of different VHDL-based fault injection techniques. In Proc. IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, pages 233-241, 2001.
7. F. Ferrandi, F. Fummi, G. Pravadelli, and D. Sciuto. Identification of design errors through functional testing. IEEE Transactions on Reliability, 52(4):400-412, 2003.
8. A. Fin and F. Fummi. Laerte++: an object oriented high-level tpg for systemc designs. In FDL'03, pages 105-117, 2003.
9. A. Fin, F. Fummi, and G. Pravadelli. AMLETO: a multi-language environment for functional test generation. In Proc. Intl. Test Conference, pages 821-829, 2001.
10. M.-C. Hsueh, T. K. Tsai, and R. K. Iyer. Fault injection techniques and tools. Computer, 30(4):75-82, 1997.
11. M. Martins and A. C. A. Rosa. A fault injection approach based on reflective programming. In Proc. IEEE Int. Conf. on Dependable Systems and Networks, pages 407-416, 2000.
12. S. Misera, H. T. Vierhaus, L. Breitenfeld, and A. Sieber. A Mixed Language Fault Simulation of VHDL and SystemC. In Proc. IEEE Euromicro Conf. on Digital System Design Architectures, Methods and Tools, pages 275-279, 2006.
13. S. Misera, H. T. Vierhaus, and A. Sieber. Fault Injection Techniques and their Accelerated Simulation in SystemC. In Proc. IEEE Euromicro Conf. on Digital System Design Architectures, Methods and Tools, pages 587-595, 2007.
14. Open SystemC Initiative. www.systemc.org.
15. Python. http://www.python.org.
16. K. Rothbart, U. Neffe, C. Steger, R. Weiss, E. Rieger, and A. Muehlberger. High level fault injection for attack simulation in smart cards. In Proc. IEEE Asian Test Symp., pages 118-121, 2004.
17. F. Ziegler. Terrestrial cosmic rays and soft errors. IBM Journal of Research and Development, 40(1), 1996.