A framework for the functional verification of SystemC models

International Journal of Parallel Programming

Volumn 33, Issue 6, 2005, Pages 667-695

  Bruschi, Francesco ^a   Ferrandi, Fabrizio ^a   Sciuto, Donatella ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

Functional verification; SystemC; Test pattern generator

Indexed keywords

ERROR SIMULATION; FUNCTIONAL VERIFICATION; SYSTEMC; TEST PATTERN GENERATOR;

CLOCKS; ERROR ANALYSIS; ERRORS; MATHEMATICAL MODELS;

COMPUTER SIMULATION;

EID: 27844588693     PISSN: 08857458     EISSN: None     Source Type: Journal    
DOI: 10.1007/s10766-005-8908-x     Document Type: Article

References (19)

1. E. Dustin, J. Rashka, and J. Paul, Automated Software Testing: Introduction, Management, and Performance, Addison Wesley (1999).
2. R. Vemuri and R. Kalyanaraman, Generation of Design Verification Tests from Behavioral VHDL Programs Using Path Enumeration and Constraint Programming, IEEE Trans. Very Large Scale Integration (VLSI) Systems 3(2):201-214 (1995).
3. S. Devadas, A. Ghosh, and K. Keutzer, An Observability-Based Code Coverage Metric for Functional Simulation, in Proc. Internation Conference on Computer-Aided Design (1999).
4. F. Ferrandi, F. Fummi, G. Pravadelli, and D. Sciuto, Identification of Design Errors Through Functional Testing, IEEE Trans. Reliability 52:400-412 (2003).
5. K. Cheng and A. Krishnakumar, Automatic generation of functional vectors using the extended finite state machine model, ACM Trans. Design Automation Electronic Sys. 1(1):57-79 (1996).
6. S. Chiusano, F. Corno, and P. Prinetto, RT-level TPG Exploiting High-level Synthesis Information, in Proc. 17th IEEE VSLI Test Symposium (1999).
7. F. Ferrandi, A. Fin, F. Fummi, and D. Sciuto, An application of genetic algorithms and BDDs to functional testing, in Proc. International Conference on Computer Design (2000).
8. M. Ganai, A. Aziz, and A. Kuehlmann, Enhancing Simulation with BDDs and ATPG, in Proc. 36th Design Automation Conference (1999).
9. F. Ferrandi, F. Fummi, and D. Sciuto, Implicit Test Generation for Behavioral VHDL Models, in Proc. IEEE International Test Conference (1998).
10. I. Ghosh and M. Fujita, Automatic Test Pattern Generation for Functional Register-Transfer Level Circuits using Assignment Decision Diagrams, IEEE Trans. Comput. Aided Design Integrated Circuits Sys. 20(3):402-415 (2001).
11. F. Fallah, P. Ashar, and S. Devadas, Simulation Vector Generation from HDL Descriptions for Observability-enhanced Statement Coverage, in Proc. 35th Design Automation Conference (1999).
12. S. Ghosh and T.J.Chakraborty, On Behavior Fault Modeling for Digital Designs, J. Electronic Testing: Theory and Applications, 2:135-151 (1991).
13. E. Jenn, J. Arlat, M. Rimn, J. Ohisson, and J. Karlsson, Fault Injection into VHDL Models: the MEFISTO Tool, Digest of Papers of 24th International Symposium on Fault-Tolerant Computing, pp. 66-75 (1994).
14. J. Boue, P. Petillon, and Y. Crouzet, MEFISTO-L: A VHDL-Based Fault Injection Tool for the Experimental Assessment of Fault Tolerance, in Proc. 28th Internatiol Symposium on Fault-Tolerant Computing, pp. 168-173 (1998).
15. A. Ghosh, B. Johnson, and J. P. III, Performing Fault Simulation in Large System Design, in Proc. Annual Reliability and Maintainability Symposium, pp. 200-207 (1997).
16. B. Parrotta, M. Rebaudengo, M. S. Reorda, and M. Violante, New Techniques for Accelerating Fault Injection in VHDL Descriptions, IOLTW2000: International On-Line Test Workshop, pp. 61-66 (2000).
17. A. Fin, F. Fummi, and G. Pravadelli, AMLETO: A Multi-Language Environment for Functional Test Generation, in Proc. IEEE International Test Conference, pp. 821-829 (2001).
18. A. Fin and F. Fummi, Genetic Algorithms: The Philosopher's Stone or an Effective Solution for High-level TPG? High-Level Design Validation and Test Workshop, 2003. Eighth IEEE International, pp. 163-168 (2003).
19. F. Ferrandi, F. Fummi, and D. Sciuto, Implicit test generation for behavioral VHDL models, in Proc. International Test Conference, pp. 587-596 (1998).