Fault injection techniques and their accelerated simulation in SystemC

Proceedings - 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, DSD 2007

Volumn , Issue , 2007, Pages 587-595

  Misera, Silvio ^a   Vierhaus, Heinrich Theodor ^a   Sieber, André ^a  

^a BRANDENBURG UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ACCELERATED SIMULATIONS; CODE SIMULATIONS; ELECTRONIC SYSTEMS; FAULT CONDITIONS; FAULT INJECTIONS; FUNCTIONAL SIMULATIONS; GATE LEVELS; HARDWARE DESIGNS; LEVEL MODELS; NOVEL METHODS; PARALLEL COMPUTING; SYSTEM BEHAVIORS; SYSTEMC;

PARALLEL PROCESSING SYSTEMS; SYSTEMS ANALYSIS;

ARCHITECTURAL DESIGN;

EID: 47749131568     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2007.4341528     Document Type: Conference Paper

References (26)

1. Baldez et al.: LINXS : Using SystemC to Enable HW/SW Co-Simulation in the Real World, ESCUG, September 2005.
2. H. K. Lee and D. S. Ha, "HOPE: An Efficient Parallel Fault Simulator for Synchronous Sequential Circuits", Proc. ACM-IEEE Design Automation Conference (DAC) 1992, pp. 336-340.
3. SystemC: www.systemc.org, 10.11.2006.
4. Modelsim Designer: www.model.com, 1.10.2006.
5. F. Bruschi, F. Ferrandi and D. Sciuto: A Framework for Functional Verification of SystemC Models, International Journal of Parallel Programming, Vol. 33, No 6, December 2005.
6. F. Bruschi, M. Chiamenti, F. Ferrandi, D. Sciuto: Error Simulation Based on the SystemC Design Description Language, Automation and Test in Europe Conference and Exhibition (DATE'02), 2002, pp. 1135.
7. J. Gracia, J.C. Baraza, D. Gil, P.J. Gil: Comparison and Application of Different VHDL-Based Fault Injection Techniques, IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'01), October 2001, pp. 0233.
8. W. Müller; W. Rosenstiel; J. Ruf. (Hrsg.): SystemC - Methodologies and Applications. Kluwer Academic Publishers, Juni 2003 pp. 127-156.
9. Aldec Inc.: Active-HDL und Riveria, www.aldec.com, 1.11.2005.
10. B. Parrotta, M. Rebaudengo, M. Sonza Reorda, M. Violante: New Techniques for Accelerating Fault Injection in VHDL Descriptions, July 2000, pp.61.
11. Seward, Lala: Fault Injection for Verifying Testability at the VHDL Level, Proc. ITC IEEE, 2003.
12. Thomas M. Neirmann, Wu-Tung Cheng and Janak H.Patel, PROOFS: A fast, memory-efficient sequential circuit fault simulator, IEEE Transactions onComputer-Aided Design of Integrated Circuits andSystems, Feb. 1992, Volume: 11 , Issue: 2..
13. Benso, Prinetto: Fault Injection Techniques and Tools for Embedded Systems Reliability Evaluation, Kluwer Academic Publishers, 2003.
14. J. Bhasker: A SystemC Primer, Star Galaxy Publishing, Allentown 2002.
15. M. Rimén, J. Ohlsson, J. Karlsson, et al.: Design Guidelines of a VHDL-based Simulation Tool for the Validation of Fault Tolerance (1997)
16. Misera, Vierhaus : FIT - a Parallel Hierarchical Fault Simulation Environment, Parelec 2004, Dresden, pp. 289-294.
17. E. Jenn, J. Arlat, M. Rimen. J. Ohlsson, J. Karlsson: Fault Injection into VHDL Models: The MEFISTO Tool, Proc. 24th International Symposium Fault-Tolerant Computimg, IEEE, 1994 pp. 66-75.
18. SystemC-AMS study group: SystemC-AMS, www.systemc-ams.org, 26.02.2007.
19. IEEE Package 1164: http://ieeexplore.ieee.org/xpl/ standards.jsp, 29.01.2007.
20. Alessandro Fin, Franco Fummi, Graziano Pravadelli: AMLETO: A Multi-language Environment for Functional Test Generation, Proceedings International Test Conference 2001, pp. 821
21. Black, Donovan: SystemC: From The Ground Up, Kluwer Academic Publishers, Boston 2004.
22. IEEE Standard SystemC® Language Reference Manual: http://standards.ieee.org/getieee/1666/,10.10.2006.
23. K. Rothbart, U. Neffe, Ch. Steger, R. Weiss, E. Rieger, A. Muehlberger: High Level Fault Injection for Attack Simulation in Smart Cards, Found in: 13th Asian Test Symposium (ATS'04), 2004.
24. OpenMP: www.openmp.org, , 10.01.2007.
25. Kung, Lin: Parallel sequence fault simulation for synchronous sequential circuits, Journal of Electronic Testing, 1996 pp. 267-277.
26. Nikolaus Goders, Reinard Kaibel: PARIS: A Parallel Pattern Fault Simulator for Synchronous Sequential Circuits, In Proc. Int. Conf. on Computer-Aided Design, pp. 542-545, 1991.