Limits of parallelism and boosting in dim silicon

IEEE Micro

Volumn 33, Issue 5, 2013, Pages 30-37

  Pinckney, Nathaniel ^a   Dreslinski, Ronald G ^a   Sewell, Korey ^a   Fick, David ^a   Mudge, Trevor ^a   Sylvester, Dennis ^a   Blaauw, David ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

energy aware systems; low power design

Indexed keywords

CHIP MULTIPROCESSORS; COMMERCIAL TECHNOLOGY; ENERGY-AWARE SYSTEMS; LOW-POWER DESIGN; OPERATING VOLTAGE; REDUCING ENERGY CONSUMPTION; SUPPLY-VOLTAGE SCALING; TECHNOLOGY NODES;

ENERGY EFFICIENCY;

SILICON;

EID: 84886467272     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2013.73     Document Type: Article

References (17)

1. S. Sawant et al., "A 32 nm Westmere-EX Xeon Enterprise Processor," Proc. IEEE Int'l Solid-State Circuits Conf. (ISSCC 11), IEEE CS, 2011, pp. 74-75.
2. H. Esmaeilzadeh et al., "Dark Silicon and the End of Multicore Scaling," Proc. 38th Ann. Int'l Symp. Computer Architecture (ISCA 11), ACM, 2011, pp. 365-376.
3. G. Moore, "No Exponential Is Forever: But Forever Can Be Delayed," Proc. IEEE Int'l Solid-State Circuits Conf., IEEE CS, 2003, pp. 20-23.
4. Bo Zhai et al., "Energy Efficient Near-Threshold Chip Multi-Processing," Proc. ACM/IEEE Int'l Symp. Low-Power Electronics and Design (ISLPED), 2007, pp. 32-37. (Pubitemid 350239899)
5. M.B. Taylor, "Is Dark Silicon Useful?: Harnessing the Four Horsemen of the Coming Dark Silicon Apocalypse," Proc. 49th Ann. Design Automation Conf. (DAC 12), ACM, 2012, pp. 1131-1136.
6. A. Chandrakasan, S. Sheng, and R. Brodersen, "Low-Power CMOS Digital Design," IEEE J. Solid-State Circuits, vol. 27, no. 4, 1992, pp. 473-484.
7. N. Pinckney et al., "Assessing the Performance Limits of Parallelized Near-Threshold Computing," Proc. 49th Ann. Design Automation Conf. (DAC 12), ACM, 2012, pp. 1147-1152.
8. A. Wang and A. Chandrakasan, "A 180 mV FFT Processor Using Subthreshold Circuit Techniques," IEEE Int'l Solid-State Circuits Conf., IEEE CS, 2004, pp. 292-529.
9. B. Zhai et al., "Theoretical and Practical Limits of Dynamic Voltage Scaling," Proc. 41st Ann. Design Automation Conf. (DAC 04), ACM, 2004. pp. 868-873.
10. L. Nazhandali et al., "Energy Optimization of Subthreshold-Voltage Sensor Processors," Proc. 32nd Ann. Int'l Symp. Computer Architecture (ISCA 05), ACM, 2005, pp. 197-207. (Pubitemid 41543441)
11. J.M. Rabaey, A.P. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A Design Perspective, Prentice Hall, 2003.
12. G.M. Amdahl, "Validity of the Single Processor Approach to Achieving Large-Scale Computing Capabilities," Proc. AFIPS Conf., ACM, 1967, pp. 483-485.
13. N. Binkert et al., "The gem5 Simulator," ACM SIGARCH Computer Architecture News, vol. 39, no. 2, 2011, pp. 1-7.
14. "Intel Turbo Boost Technology in Intel Core Microarchitecture (Nehalem) Based Processors," white paper, Intel Corp., Nov. 2008.
15. A. Raghavan et al., "Computational Sprinting," Proc. IEEE 18th Int'l Symp. High Performance Computer Architecture (HPCA 12), IEEE CS, 2012, doi:10.1109/HPCA.2012.6169031.
16. R.G. Dreslinski et al., "Reevaluating Fast Dual-Voltage Power Rail Switching Circuitry," presented at 10th Ann. Workshop Duplicating, Deconstructing, and Debunking, 2012.
17. R.G. Dreslinski et al., "Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits," Proc. IEEE, vol. 98, no. 2, pp. 253-266.