Assessing the performance limits of parallelized near-threshold computing

Proceedings - Design Automation Conference

Volumn , Issue , 2012, Pages 1147-1152

  Pinckney, Nathaniel ^a   Sewell, Korey ^a   Dreslinski, Ronald G ^a   Fick, David ^a   Mudge, Trevor ^a   Sylvester, Dennis ^a   Blaauw, David ^a  

^a The Department of Civil and Environmental Engineering   (United States)

Author keywords

low power design; near threshold computing; parallelization

Indexed keywords

COMMERCIAL TECHNOLOGY; LOW-POWER DESIGN; NEAR-THRESHOLD COMPUTING; PARALLELIZATIONS; PERFORMANCE LIMITS; SUPPLY-VOLTAGE SCALING; TECHNOLOGY NODES; VOLTAGE-SCALING;

COMPUTER AIDED DESIGN;

EID: 84863548614     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2228360.2228571     Document Type: Conference Paper

References (15)

1. G. Moore, "No exponential is forever: But 'forever' can be delayed!"IEEE International Solid-State Circuits Conference Keynote address, 2003.
2. N. Weste, D. Harris. CMOS VLSI design: a circuits and systems perspective. (3rd edition), Location: Boston, MA, 2005.
3. R. Dennard, F. Gaensslen, V. Rideout, E. Bassous, and A. LeBlanc. "Design of ion-implanted mosfet's with very small physical dimensions,"Solid-State Circuits, IEEE Journal of, 9(5):256-268, Oct. 1974.
4. S. Sawant, et al., "A 32nm Westmere-EX Xeon® enterprise processor," Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International, vol., no., pp.74-75, 20-24 Feb. 2011
5. H. Esmaeilzadeh, E. Blem, R. St. Amant, K. Sankaralingam, and D. Burger, "Dark Silicon and the End of Multicore Scaling," The 38th Annual International Symposium on Computer Architecture ISCA, June 2011.
6. A. Chandrakasan, S. Sheng, and R. Brodersen, "Low-power CMOS digital design," JSSC, vol. 27, no. 4, Apr. 1992, pp. 473-484.
7. A. Wang and A. Chandrakasan, "A 180mV FFT processor using subthreshold circuit techniques," IEEE International Solid-State Circuits Conference, pp. 292-529, 2004.
8. B. Zhai, D. Blaauw, D. Sylvester, and K. Flautner, "Theoretical and practical limits of dynamic voltage scaling," Design Automation Conference, 2004. Proceedings. 41st, pp. 868-873, Jan 1 2004.
9. L. Nazhandali, B. Zhai, R. Helfand, M. Minuth, J. Olson, S. Pant, A. Reeves, T. Austin, and D. Blaauw, "Energy Optimization of Subthreshold-Voltage Sensor Processors," The 32nd Annual International Symposium on Computer Architecture ISCA, Madison, Wisconsin USA, June 4-8, 2005.
10. J.M. Rabaey, A.P. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A Design Perspective, Prentice Hall, 2003.
11. S. Hanson et al., "Performance and variability optimization strategies in a sub-200mV, 3.5pJ/inst, 11nW subthreshold processor, "Symposium on VLSI Circuits, pp. 152-153, 2007.
12. M. Seok, S. Hanson, Y. Lin, Z. Foo, D. Kim, Y. Lee, N. Liu, D. Sylvester, D. Blaauw, "The Phoenix Processor: A 30pW platform for sensor applications," IEEE Symposium on VLSI Circuits, pp. 188-189, 2008.
13. Amdahl, Gene (1967). "Validity of the Single Processor Approach to Achieving Large-Scale Computing Capabilities". AFIPS Conference Proceedings (30): 483-485.
14. N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood, "The gem5 simulator," Computer Architecture News (CAN), June 2011.
15. G. M. Amdahl. "Validity of the single processor approach to achieving large scale computing capabilities," AFIPS '67 Proceedings, April 1967