The Implications of Floating Point for FPGAs

Reconfigurable Computing

Volumn , Issue , 2008, Pages 671-695

  Underwood, Keith D ^a   Scott Hemmert, K ^a  

^a SANDIA NATIONAL LABORATORIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84882513959     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1016/B978-012370522-8.50040-6     Document Type: Chapter

References (18)

1. Belanovic P., Leeser M. A library of parameterized floating-point modules and their use. Proceedings of the International Conference on Field-Programmable Logic and Applications 2002.
2. deLorimier M., DeHon A. Floating point sparse matrix-vector multiply for FPGAs. Proceedings of the ACM International Symposium on Field-Programmable Gate Arrays February, 2005.
3. Dido J., Geraudie N., Loiseau L., Payeur O., Savaria Y., Poirier D. A flexible floating-point format for optimizing data-paths and operators in FPGA based DSPs. Proceedings of the ACM International Symposium on Field-Programmable Gate Arrays February, 2002.
4. Dongarra A.J. The linpack benchmark: An explanation. First International Conference on Supercomputing 1987, June.
5. Dou Y., Vassiliadis S., Kuzmanov G., Gaydadjiev G. 64-bit floating-point FPGA matrix multiplication. Proceedings of the ACM International Symposium on Field- Programmable Gate Arrays February, 2005.
6. Fagin B., Renard C. Field-programmable gate arrays and floating point arithmetic. IEEE Transactions on VLSI 1994, 2(3).
7. Gaar A.A., Luk W., Cheung P.Y., Shirazi N., Hwang J. Automating customisation of floating-point designs. Proceedings of the International Conference on Field- Programmable Logic and Applications 2002.
8. Govindu G., Choi S., Prasanna V.K., Daga V., Gangadharpalli S., Sridhar V. A highperformance and energy-efficient architecture for floating-point based LU decomposition on FPGAs. Proceedings of the 11th Reconfigurable Architectures Workshop (RAW) April, 2004.
9. Govindu G., Zhuo L., Choi S., Gundala P., Prasanna V.K. Area and power performance analysis of a floating-point based application on FPGAs. Proceedings of the Seventh Annual Workshop on High-Performance Embedded Computing September, 2003.
10. Hemmert K.S., Underwood K.D. An analysis of the double-precision floatingpoint FFT on FPGAs. Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines April, 2005.
11. IEEE Standards Board IEEE Standard for Binary Floating-Point Arithmetic . Technical Report ANSI/IEEE Std. 754-1985, The Institute of Electrical and Electronics Engineers 1985.
12. Louca L., Cook T.A., Johnson W.H. Implementation of IEEE single precision floating point addition and multiplication on FPGAs. Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines 1996.
13. Shirazi N., Walters A., Athanas P. Quantitative analysis of floating-point arithmetic on FPGA based custom computing machines. Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines 1995.
14. Underwood K.D. FPGAs vs. CPUs: Trends in peak floating-point performance. Proceedings of the ACM International Symposium on Field-Programmable Gate Arrays February, 2004.
15. Underwood K.D., Hemmert K.S. Closing the gap: CPU and FPGA trends in sustainable floating-point BLAS performance. Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines April, 2004.
16. Whaley R.C., Petitet A., Dongarra A.J. Automated empirical optimizations of software and the ATLAS project. Parallel Computing 2001, 27(1-2).
17. Zhuo L., Prasanna V.K. Scalable and modular algorithms for floating-point matrix multiplication on FPGAs. 18th International Parallel and Distributed Processing Symposium 2004, April.
18. Zhuo L., Prasanna V.K. Sparse matrix-vector multiplication on FPGAs. Proceedings of the ACM International Symposium on Field-Programmable Gate Arrays February, 2005.