An analysis of the double-precision floating-point FFT on FPGAs

Proceedings - 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2005

Volumn 2005, Issue , 2005, Pages 171-180

  Hemmert, K Scott ^a   Underwood, Keith D ^a  

^a SANDIA NATIONAL LABORATORIES   (United States)

Author keywords

Fast Fourier Transform; FFT; FPGA; IEEE floating point; Reconfigurable computing

Indexed keywords

FAST FOURIER TRANSFORM; IEEE FLOATING POINT; RECONFIGURABLE COMPUTING;

ALGORITHMS; COMPUTATION THEORY; DATA STORAGE EQUIPMENT; DISTRIBUTED COMPUTER SYSTEMS; FAST FOURIER TRANSFORMS; MICROPROCESSOR CHIPS; USER INTERFACES;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 33746151233     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2005.16     Document Type: Conference Paper

References (23)

1. FPGA cores aim to beat DSPs at floating point, Nov. 2001. From webpage at http://www.electronicstalk.com/news/nal/nall03.html.
2. Altera. Floating-point FFT processor (IEEE 754 single precision) radix 2 core, Jan. 2005. From webpage at http://www.altera.com/literature/wp/ wp_fft_radix2.pdf.
3. S. Choi, R. Scrofano, V. K. Prasanna, and J.-W. Jang. Energy-efficient signal processing using FPGAs. In Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, pages 225-234, Monterey, CA, Feb. 2003.
4. H. A. Chow, H. Alnuweini, and S. Casselman. FPGA-based transformable computers for fast digital signal processing. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pages 197-203, Napa Valley, CA, April 1995.
5. M. deLorimier and A. DeHon. Floating point sparse matrix-vector multiply for FPGAs. In Proceedings of the ACM International Symposium on Field Programmable Gate Arrays, Monterrey, CA, February 2005.
6. C. Dick. Computing the discrete fourier transform on FPGA based systolic arrays. In Proceedings of the 1996 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, pages 129-135, Monterey, CA, Feb. 1996.
7. M. Frigo and S. G. Johnson. Fft benchmark results, Jan. 2005. From webpage at http://http://www.fftw.org/speed/p4-2.8GHz-new/.
8. G. Govindu, S. Choi, V. K. Prasanna, V. Daga, S. Gangad-harpalli, and V. Sridhar. A high-performance and energy-efficient architecture for floating-point based lu decomposition on fpgas. In Proceedings of the 11th Reconfigurable Architectures Workshop (RAW), Santa Fe, NM, April 2004.
9. P. Graham and B. Nelson. FPGA-based sonar processing. In Proceedings of the 1998 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, pages 201-208, Monterey, CA, Feb. 1998.
10. A. H. Kamalizad, C. Pan, and N. Bagherzadeh. Fast parallel FFT on a reconfigurable computation platform. In Proceedings of the 15th Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'03), pages 254-259, Sao Paulo, SP - Brazil, November 2003.
11. S. J. Plimpton. Fast parallel algorithms for short-range molecular dynamics. Journal Computation Physics, 117:1-19, 1995.
12. S. J. Plimpton. Lammps web page, July 2003. http://www.cs.sandia.gov/ sjplimp/lammps.html.
13. S. J. Plimpton, R. Pollock, and M. Stevens. Particle-mesh ewald and rRESPA for parallel molecular dynamics. In Proceedings of the Eighth SIAM Conference on Parallel Processing for Scientific Computing, Minneapolis, MN, Mar. 1997.
14. QinetiQ. Quixilica high throughput fast fourier transform core, Jan. 2005. From webpage at http://www.transtech-dsp.com/datasheets/qx-fft_hm_v1.pdf.
15. M. Shaditalab, G. Bois, and M. Sawan. Self sorting radix-2 FFT on FPGA using parallel pipelined distributed arithmetic blocks. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pages 337-338, Napa Valley, CA, April 1998.
16. S. Shingu, H. Takahara, H. Fuchigami, M. Yamada, Y. Tsuda, W. Ohfuchi, Y. Sasaki, K. Kobayashi, T. Hagiwara, S. Habata, M. Yokokawa, H. Itoh, and K. Otsuka. A 26.58 tflops global atmospheric simulation with the spectral transform method on the earth simulator. In Proceedings of the ACM/IEEE Supercomputing SC'2002 conference, 2002.
17. N. Shirazi, A. Walters, and P. Athanas. Quantitative analysis of floating point arithmetic on FPGA based custom computing machines. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pages 155-162, 1995.
18. W. W. Smith and J. M. Smith. Handbook of Real-Time Fast Fourier Transforms. Wiley-IEEE Press, New York, 1995.
19. S. Sukhsawas and K. Benkrid. A high-level implementation of a high performance pipeline FFT on Virtex-E FPGAs. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI Emerging Trends in VLSI Systems Design (ISVLSI 04), pages 229-232, Lafayette, LA, February 2004.
20. K. D. Underwood. FPGAs vs. CPUs: Trends in peak floating-point performance. In Proceedings of the ACM International. Symposium on Field Programmable Gate Arrays, Monterrey, CA, February 2004.
21. K. D. Underwood and K. S. Hemmert. Closing the gap: CPU and FPGA trends in sustainable floating-point BLAS performance. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, CA, April 2004.
22. L. Zhuo and V. K. Prasanna. Scalable and modular algorithms for floating-point matrix multiplication on fpgas. In 18th International Parallel and Distributed Processing Symposium (IPDPS'04), Santa Fe, NM, April 2004.
23. L. Zhuo and V. K. Prasanna. Sparse matrix-vector multiplication on FPGAs. In Proceedings of the ACM International. Symposium on Field Programmable Gate Arrays, Monterrey, CA, February 2005.