Model-based exploration of the design space for heterogeneous systems on chip

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn 2002-January, Issue , 2002, Pages 29-40

  Blume, H ^a   Hubert H ^a   Feldkamper H T ^a   Noll, T G ^a  

^a RWTH AACHEN UNIVERSITY   (Germany)

Author keywords

Cost function; Digital signal processing; Field programmable gate arrays; Power dissipation; Process design; Silicon; Space exploration; System on a chip; Technological innovation; Throughput

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; COST FUNCTIONS; DESIGN; DIGITAL SIGNAL PROCESSING; ELECTRIC LOSSES; ENERGY DISSIPATION; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MICROPROCESSOR CHIPS; PROCESS DESIGN; PRODUCT DESIGN; PROGRAM PROCESSORS; PROGRAMMABLE LOGIC CONTROLLERS; SIGNAL PROCESSING; SILICON; SPACE RESEARCH; STRUCTURAL DESIGN; SYSTEM-ON-CHIP; THROUGHPUT;

DESIGN SPACE EXPLORATION; DISCRETE COMPONENTS; EXPLORATION STRATEGIES; HETEROGENEOUS SYSTEMS; RECONFIGURABLE SYSTEMS; SPACE EXPLORATIONS; SYSTEM ON A CHIP; TECHNOLOGICAL INNOVATION;

INTEGRATED CIRCUIT DESIGN;

EID: 84882411795     PISSN: 10636862     EISSN: None     Source Type: Journal    
DOI: 10.1109/ASAP.2002.1030702     Document Type: Article

References (20)

1. Altera, website, http://www.altera.com
2. Altera, Excalibur Backgrounder, http://www.altera.com/literature/wp/excal-bkgrnd.pdf, White Paper, June 00
3. Blume, H.; Feldkämper, H.; Hübert, H.; Noll, T.G.: "Analyzing heterogeneous system architectures by means of cost functions: A comparative study for basic operations", Proc. ESSCIRC 2001, pp. 424-427
4. Boemo, E.; Lopez-Buedo, S.; Santos Perez, C.; Jauregui, J.; Meneses, J.: "Logic Depth and Power Consumption: A comparative Study Between Standard Cells and FPGAs", Proc. of the XII DCIS Conference, 1998
5. Davis, R.; Zhang, N.; Camera, K.; Chen, F.; Markovic, D.; Chan, N.; Nikolic, B.; Brodersen, R.:"A Design Environment for High-Throughput, Low Power Dedicated Signal Processing Systems", Proc. CICC 2001, pp.545-8
6. De Hon, A.: "The Density Advantage of Configurable Computing", IEEE Computer, April 2000, pp. 41-49
7. Feldkämper, H.T.; Schwann, R.; Gierenz, V.; Noll, T. G.: "Low Power Delay Calculation for Handheld Ultrasound Beamformers", Proc. IEEE Ultrasonics Symposium 2000, 22.-25. October 2000, pp. 1763-6
8. Hausner, J.: "Integrated Circuits for Next Generation Wireless Systems", Proc. ESSCIRC 2001, pp. 26-29
9. Intel Celeron/Pentium MMX, website, http://www.intel.com
10. Karn, P. http://people.qualcomm.com/karn/code/index.html, 1996
11. Chinnery, D. G.; Nikolic, B.; Keutzer, K.: "Achieving 550 MHz in an ASIC Methodology", Proc. of the DAC, 2001, pp. 420-425
12. Keutzer, K.; Malik, S.; Newton, A.; Rabaey, J.; Sangiovanni-Vincentelli, A.: "System-Level-Design: Orthogonalization of Concerns and Platform-Based Design", IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, No. 12, Dec. 2000, pp. 1523-1543
13. Khan, S. A.; Saqib, M.; Ahmed, S.: "Parallel Viterbi algorithm for a VLIW DSP", ASSP'2000, pp. 3390-3
14. Ledeczi, A.; Davis, J.; Neema, S.; Agrawal, A.: "Modeling Methodology for Multi-Granular Simulation of Embedded Systems", http://milan.usc.edu/documents.html
15. Lieverse, P.; Van der Wolf, P.; Vissers, K.; Deprettere, E.: "A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems", Journal of VLSI Signal Processing, 29, 2001, pp. 197-207
16. Rathnam, S.; Slavenburg, G.: "An Architecture overview of the programmable multimedia processor TM 1000", Proc. Compcon, IEEE CS Press, 1996, pp. 319-326
17. Tessier, R.; Burleson, W.: "Reconfigurable Computing for Digital Signal Processing: A Survey", Journal of VLSI Signal Processing 28, 2001, pp. 7-27
18. TI TMS320C6711 datasheets, website, http://www.ti.com
19. Philips TriMedia SDE Documentation Set; 1998, http://www.semiconductors.philips.com/trimedia
20. Weiss, O.; Gansen, M.; Noll, T. G.: "A flexible Datapath Generator for Physical Oriented Design", Proc. ESSCIRC 2001, pp.408-11