메뉴 건너뛰기




Volumn 6, Issue , 2000, Pages 3390-3393

Parallel Viterbi algorithm for a VLIW DSP

Author keywords

[No Author keywords available]

Indexed keywords

DECODING; DIGITAL SIGNAL PROCESSING; VERY LONG INSTRUCTION WORD ARCHITECTURE; VITERBI ALGORITHM; COMMUNICATION SATELLITES; DEMODULATORS; IMAGE CODING; MICROPROCESSOR CHIPS; MODEMS;

EID: 0033724504     PISSN: 15206149     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASSP.2000.860128     Document Type: Conference Paper
Times cited : (6)

References (8)
  • 4
    • 0028767472 scopus 로고
    • New very high rate punctured convolutional codes
    • 7th July
    • Y. Bian, A. Popplewell and J. J. O'Reilly, New very high rate punctured convolutional codes, Electronics Letters, 7th July 1994 vol. 30 no. 14.
    • (1994) Electronics Letters , vol.30 , Issue.14
    • Bian, Y.1    Popplewell, A.2    O'Reilly, J.J.3
  • 7
    • 85017317133 scopus 로고    scopus 로고
    • Design and implementation of FEC encoders, decoders for wireless and satellite transmission applications
    • Nov.
    • S. Ahsan, M. Saqib, and S. Khan, "Design and implementation of FEC encoders, decoders for wireless and satellite transmission applications", INMIC98, pp. 2-6, Nov. 1998.
    • (1998) INMIC98 , pp. 2-6
    • Ahsan, S.1    Saqib, M.2    Khan, S.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.