Efficient fault diagnosis schemes for reliable lightweight cryptographic ISO/IEC standard CLEFIA benchmarked on ASIC and FPGA

IEEE Transactions on Industrial Electronics

Volumn 60, Issue 12, 2013, Pages 5925-5932

  Mozaffari Kermani, Mehran ^a   Azarderakhsh, Reza ^b  

^a Princeton University   (United States)

^b UNIVERSITY OF WATERLOO   (Canada)

Author keywords

Application specific integrated circuit (ASIC); CLEFIA symmetric key block cipher; efficient error detection; field programmable gate array (FPGA); reliability

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; DATA PRIVACY; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTEGRATED CIRCUITS; RELIABILITY;

ADVANCED ENCRYPTION STANDARD; BLOCK CIPHERS; DETECTION APPROACH; FAULT DIAGNOSIS SCHEMES; FIELD-PROGRAMMABLE GATE ARRAY IMPLEMENTATIONS; INTERNATIONAL ORGANIZATION FOR STANDARDIZATIONS; LIGHTWEIGHT BLOCK CIPHERS; SYMMETRIC-KEY CIPHER;

CRYPTOGRAPHY;

EID: 84880077462     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2012.2228144     Document Type: Article

References (40)

1. 1] R. Roman, P. Najera, and J. Lopez, "Securing the Internet of Things," Computer, vol. 44, no. 9, pp. 51-58, Sep. 2011.
2. E. M. Shakshuki, N. Kang, and T. R. Sheltami, "EAACK-A secure intrusion detection system for MANETs," IEEE Trans. Ind. Electron., vol. 60, no. 3, pp. 1089-1098, Mar. 2013.
3. National Institute of Standards and Technologies, "Announcing the Advanced Encryption Standard (AES)," Federal Information Processing Standards Publication, no. 197, Nov. 2001.
4. T. Shirai, K. Shibutani, T. Akishita, S. Moriai, and T. Iwata, "The 128-bit block cipher CLEFIA," in Proc. FSE, Mar. 2007, pp. 181-195.
5. CLEFIA Standardization in ISO/IEC 29192-2, accessed in November 2012. [Online]. Available: http://www.sony.net/Products/cryptography/clefia/standard/ iso.html
6. T. Akishita and H. Hiwatari, "Very compact hardware implementations of the blockcipher CLEFIA," in Proc. SAC, Aug. 2011, pp. 278-292.
7. Y. Tsunoo, E. Tsujihara, M. Shigeri, T. Saito, T. Suzuki, and H. Kubo, "Impossible differential cryptanalysis of CLEFIA," in Proc. LNCS FSE, Feb. 2008, pp. 398-411.
8. A. Bogdanov and V. Rijmen, "Zero-correlation linear cryptanalysis of block ciphers," in Proc. IACR Cryptol. ePrint, 2011, p. 123.
9. X. Tang, B. Sun, R. Li, and C. Li, "Impossible differential cryptanalysis of 13-round CLEFIA-128," J. Syst. Softw., vol. 84, no. 7, pp. 1191-1196, Jul. 2011.
10. A. Yazdani, H. Sepahvand, M. Crow, and M. Ferdowsi, "Fault detection and mitigation in multilevel converter STATCOMs," IEEE Trans. Ind. Electron., vol. 58, no. 4, pp. 1307-1315, Apr. 2011.
11. M. A. Rodríguez-Blanco, A. Claudio-Sânchez, D. Theilliol, L. G. Vela-Valdês, P. Sibaja-Terân, L. Hernândez-Gonzâlez, and J. Aguayo-Alquicira, "A failure-detection strategy for IGBT based on gate-voltage behavior applied to a motor drive system," IEEE Trans. Ind. Electron., vol. 58, no. 5, pp. 1625-1633, May 2011.
12. T. A. Najafabadi, F. R. Salmasi, and P. Jabehdar-Maralani, "Detection and isolation of speed-, dc-link voltage-, and current-sensor faults based on an adaptive observer in induction-motor drives," IEEE Trans. Ind. Electron., vol. 58, no. 5, pp. 1662-1672, May 2011.
13. S. Cruz, M. Ferreira, A. Mendes, and A. J. M. Cardoso, "Analysis and diagnosis of open-circuit faults in matrix converters," IEEE Trans. Ind. Electron., vol. 58, no. 5, pp. 1648-1661, May 2011.
14. H. Chen, W. Wu, and D. Feng, "Differential fault analysis on CLEFIA," in Proc. LNCS ICICS, Dec. 2007, pp. 284-295.
15. J. Takahashi and T. Fukunaga, "Improved differential fault analysis on CLEFIA," in Proc. LNCS FDTC, Aug. 2008, pp. 25-34.
16. J. Takahashi and T. Fukunaga, "Differential fault analysis on CLEFIA with 128, 192, and 256-bit keys," IEICE Trans. Fundam. Electron., Commun. Comput. Sci., vol. E93.A, no. 1, pp. 136-143, Jan. 2010.
17. S. Ali and D. Mukhopadhyay, "Protecting last four rounds of CLEFIA is not enough against differential fault analysis," in Proc. IACR Cryptol. ePrint, May 2012, p. 286.
18. J. Takahashi and T. Fukunaga, "Differential fault analysis on the AES key schedule," in Proc. IACR Cryptol. ePrint, Dec. 2007, p. 480.
19. G. Sutter, J. P. Deschamps, and J. Imaña, "Modular multiplication and exponentiation architectures for fast RSA cryptosystem based on digit serial computation," IEEE Trans. Ind. Electron., vol. 58, no. 7, pp. 3101-3109, Jul. 2011.
20. G. Sutter, J. P. Deschamps, and J. Imaña, "Efficient elliptic curve point multiplication using digit serial binary field operations," IEEE Trans. Ind. Electron., vol. 60, no. 1, pp. 217-225, Jan. 2013.
21. R. Azarderakhsh and A. Reyhani-Masoleh, "Efficient FPGA implementations of point multiplication on binary Edwards and generalized Hessian curves using Gaussian normal basis," IEEE Trans. VLSI Syst., vol. 20, no. 8, pp. 1453-1466, 2012.
22. C. H. Yen and B. F. Wu, "Simple error detection methods for hardware implementation of advanced encryption standard," IEEE Trans. Comput., vol. 55, no. 6, pp. 720-731, Jun. 2006.
23. L. Breveglieri, I. Koren, and P. Maistri, "An operation-centered approach to fault detection in symmetric cryptography ciphers," IEEE Trans. Comput., vol. 56, no. 5, pp. 635-649, May 2007.
24. P. Maistri and R. Leveugle, "Double-data-rate computation as a countermeasure against fault analysis," IEEE Trans. Comput., vol. 57, no. 11, pp. 1528-1539, Nov. 2008.
25. M. Mozaffari-Kermani and A. Reyhani-Masoleh, "Concurrent structureindependent fault detection schemes for the advanced encryption standard," IEEE Trans. Comput., vol. 59, no. 5, pp. 608-622, May 2010.
26. M. Mozaffari-Kermani and A. Reyhani-Masoleh, "A low-power highperformance concurrent fault detection approach for the composite field S-box and inverse S-box," IEEE Trans. Comput., vol. 60, no. 9, pp. 1327-1340, Sep. 2011.
27. R. Karri and X. Guo, "Invariance-based concurrent error detection for advanced encryption standard," in Proc. DAC, Jun. 2012, pp. 573-578.
28. TSMC. [Online]. Available: http://www.tsmc.com/
29. Xilinx. [Online]. Available: http://www.xilinx.com/
30. N. A. Touba and E. J. McCluskey, "Logic synthesis of multilevel circuits with concurrent error detection," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 16, no. 7, pp. 783-789, Jul. 1997. (Pubitemid 127762960)
31. A. Reyhani-Masoleh and M. A. Hasan, "Fault detection architectures for field multiplication using polynomial bases," IEEE Trans. Comput.-Special Issue Fault Diagnosis Tolerance Cryptogr., vol. 55, no. 9, pp. 1089-1103, Sep. 2006. (Pubitemid 44268876)
32. C.-Y. Lee, P. K. Meher, and J. C. Patra, "Concurrent error detection in bit-serial normal basis multiplication over GF(2m) using multiple parity prediction schemes," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 18, no. 8, pp. 1234-1238, Aug. 2010.
33. T. Good andM. Benaissa, "Very small FPGA application-specific instruction processor for AES," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 7, pp. 1477-1486, Jul. 2006. (Pubitemid 44070161)
34. X. Zhang and K. K. Parhi, "On the optimum constructions of composite field for the AES algorithm," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 10, pp. 1153-1157, Oct. 2006. (Pubitemid 44680640)
35. Synopsys. [Online]. Available: http://www.synopsys.com/
36. J. J. Rodriguez-Andina, M. J. Moure, and M. D. Valdes, "Features, design tools, and application domains of FPGAs," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 1810-1823, Aug. 2007. (Pubitemid 47271262)
37. F. J. Azcondo, A. de Castro, and C. Branas, "Course on digital electronics oriented to describing systems in VHDL," IEEE Trans. Ind. Electron., vol. 57, no. 10, pp. 3308-3316, Oct. 2010.
38. E. Monmasson and M. N. Cirstea, "FPGA design methodology for industrial control systems-A review," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 1824-1842, Aug. 2007. (Pubitemid 47097232)
39. S.-K. Lam, T. Srikanthan, and C. Clarke, "Selecting profitable custom instructions for area-time-efficient realization on reconfigurable architectures," IEEE Trans. Ind. Electron., vol. 56, no. 10, pp. 3998-4005, Oct. 2009.
40. M. Shahbazi, P. Poure, S. Saadate, and M. Zolghadri, "FPGA-based reconfigurable control for fault-tolerant back-to-back converter without redundancy," IEEE Trans. Ind. Electron., vol. 60, no. 8, pp. 3360-3371, Aug. 2013.