Simple error detection methods for hardware implementation of advanced encryption standard

IEEE Transactions on Computers

Volumn 55, Issue 6, 2006, Pages 720-731

  Yen, Chih Hsu ^a   Wu, Bing Fei ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Advanced encryption standard; CRC; Differential fault attacks; Error control code

Indexed keywords

ADVANCED ENCRYPTION STANDARD; CYCLIC REDUNDANCY CHECK; DIFFERENTIAL FAULT ATTACKS;

ALGORITHMS; CRYPTOGRAPHY; ERROR CORRECTION; REDUNDANCY;

ERROR DETECTION;

EID: 33646472890     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2006.90     Document Type: Article

References (14)

1. G. Bertoni, L. Brevegelieri, I. Koren, P. Maistri, and V. Piuri, "Error Analysis and Detection Procedures for a Hardware implementation of the Advanced Encryption Standard," IEEE Trans. Computaters, vol. 52, no. 4, pp. 492-505, Apr. 2003.
2. G. Bertoni, L. Brevegelieri, I. Koren, P. Maistri, and V. Piuri, "Detecting and Locating Faults in VLSI Implementations of the Advanced Encryption Standards," Proc. 18th IEEE Int'l Symp. Defect and Fault Tolerance, in VLSI Systems, pp. 105-113, Nov. 2003.
3. G. Bertoni, L. Brevegelieri, I. Koren, and P. Maistri, "An Efficient Hardware-based Fault Diagnosis Scheme for AES: Performances and Cost," Proc. 19th IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems, pp. 130-138, Oct. 2004.
4. E. Biham and A. Shamir, "Differential Fault Analysis of Secret Key Cryptosystems," Advances in Cryptology - Proc. CRYPTO '97, pp. 513-525, 1997.
5. P. Dusart, G. Letourneux, and O. Vivolo, "Differential Fault Analysis on A.E.S," Applied Cryptography and Network Security, pp. 293-306, 2003.
6. M. Feldhofer, S. Dominikus, and J. Wolkerstorfer, "Strong Authentication for RFID Systems Using the AES Algorithm," Proc. Cryptographic Hardware and Embedded Systems (CHES '04), pp. 357-370, 2004.
7. R. Karri, K. Wu, P. Mishra, and Y. Kim, "Concurrent Error Detection Schemes for Fault-Based Side-Channel Cryptanalysis of Symmetric Block Ciphers," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 12, pp. 1509-1517, Dec. 2002.
8. R. Karri, G. Kuznetsov, and M. Goessel, "Parity-Based Concurrent Error Detection of Subsititution-Permutation Network Block Ciphers," Proc. Cryptographic Hardware and Embedded Systems (CHES '03), pp. 113-124. 2003.
9. S. Mangard, M. Aigner, and S. Dominikus, "A Highly Regular and Scalable AES Hardware Architecture," IEEE Trans. Computers, vol. 52, no. 4, pp. 483-491, Apr. 2003.
10. US Nat'l Inst. of Standards and Technology, "Federal Information Processing Standards Publication 197 - Announcing the ADVANCED ENCRYPTION STANDARD (AES)," 2001, http://csrc.nist.gov/ publications/fips/fips197/fips-197.pdf.
11. G. Piret and J.J. Quisquarter, "A Differential Fault Attack Technique against SPN Structures, with Application to the AES and KHAZAD," Proc. Cryptographic Hardware and Embedded Systems (CHES '03), pp. 77-88, 2003.
12. J. Daemen and V. Rijmen, "AES Proposal: Rijndael," AES Algorithm Submission, Sept. 1999.
13. A. Satoh, S. Morioka, K. Takano, and S. Munetoh, "A Compact Rijndael Hardware Architecture with S-Box Optimization," Proc. Advances in Cryptology (ASIACRYPT '01), pp. 171-184, 2001.
14. K. Wu, R. Karri, G. Kuznetsov, and M. Goessel, "Low Cost Concurrent Error Detection for the Advanced Encryption Standard," Proc. Int'l Test Conf. (ITC '04), pp. 1242-1248, 2004.