Improving energy efficiency through parallelization and vectorization on intel core i5 and i7 processors

Proceedings - 2012 SC Companion: High Performance Computing, Networking Storage and Analysis, SCC 2012

Volumn , Issue , 2012, Pages 675-684

  Cebrian, Juan M ^a   Natvig, Lasse ^a   Meyer, Jan Christian ^a  

^a NORWEGIAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Norway)

Author keywords

AVX; Energy Efficiency; PARSEC; SSE; Vectorization

Indexed keywords

AVX; DEVELOPMENT STRATEGIES; HETEROGENEOUS ARCHITECTURES; MICROPROCESSOR DESIGNS; PARSEC; SSE; VECTORIZATION; VECTORIZATION TECHNIQUES;

COMPUTER ARCHITECTURE; ENERGY EFFICIENCY; MICROPROCESSOR CHIPS;

PIPELINE PROCESSING SYSTEMS;

EID: 84876539755     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SC.Companion.2012.93     Document Type: Conference Paper

References (34)

1. H. Esmaeilzadeh, E. Blem, R. St. Amant, K. Sankaralingam, and D. Burger, "Dark silicon and the end of multicore scaling," in Proceedings of the 38th annual international symposium on Computer architecture, ser. ISCA '11. New York, NY, USA: ACM, 2011, pp. 365-376.[Online]. Available: http://doi.acm.org/10.1145/2000064.2000108
2. Intel, IntelR 64 and IA-32 Architecture Software Development Manual, http://download.intel.com/products/processor/manual/325462. pdf, Aug 2012.
3. I. Corporation, "White paper: Intel turbo boost technology in intel core microarchitecture (nehalem) based processors," 2008.
4. Intel, "White paper: Intel energy checker, how green is your software?" 2010.
5. "Mont Blanc project website," http://www.montblanc-project.eu/.
6. "The Green 500-Ranking the World's Most Energy Efficient Supercomputers," http://www.green500.org.
7. Intel, Avoiding AVX-SSE Transition Penalties, http://software.intel.com/ file/39798, nov 2011.
8. N. Firasta, M. Buxton, P. Jinbo, K. Nasri, and S. Kuo, "White paper: Intel avx: New frontiers in performance improvements and energy efficiency," 2008.
9. S. Kaxiras and M. Martonosi, Computer Architecture Techniques for Power-Efficiency, 1st ed. Morgan and Claypool Publishers, 2008.
10. S. Rivoire, M. Shah, P. Ranganatban, C. Kozyrakis, and J. Meza, "Models and metrics to enable energy-efficiency optimizations," Computer, vol. 40, no. 12, pp. 39 -48, Dec. 2007.
11. P. Macken, M. Degrauwe, M. Van Paemel, and H. Oguey, "A voltage reduction technique for digital systems," in Proceedings of the 37th IEEE International Solid-State Circuits Conference. Digest of Technical Papers, 1990, pp. 238-239.
12. T. Simunic, L. Benini, A. Acquaviva, P. Glynn, and G. de Micheli, "Dynamic voltage scaling and power management for portable systems," in Proceedings on Design Automation Conference, 2001, pp. 524-529.
13. Q. Wu, P. Juang, M. Martonosi, and D. W. Clark, "Voltage and frequency control with adaptive reaction time in multiple-clock-domain processors," in Proceedings of the 11th International Symposium on High-Performance Computer Architecture, 2005, pp. 178-189.
14. M. J. Flynn and P. Hung, "Microprocessor design issues: Thoughts on the road ahead," IEEE Micro, vol. 25, no. 3, pp. 16-31, 2005.
15. A. e. a. Keshavarzi, "Intrinsic IDDQ: Origins, reduction, and applications in deep sub-low-power cmos ic's," in Proceedings of the IEEE International Test Conference, 1997.
16. N. S. Kim, T. Austin, D. Baauw, T. Mudge, K. Flautner, J. S. Hu, M. J. Irwin, M. Kandemir, and V. Narayanan, "Leakage current: Moore's law meets static power," Computer, vol. 36, no. 12, pp. 68-75, 2003.
17. A. Chandrakasan and R. Brodersen, Low Power CMOS Design. IEEE Press, 1998.
18. A. P. Chandrakasan, W. J. Bowhill, and F. Fox, Design of High-Performance Microprocessor Circuits, 1st ed. Wiley-IEEE Press, 2000.
19. M. Powell, S.-H. Yang, B. Falsafi, K. Roy, and T. N. Vijaykumar, "Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories," in Proceedings of the International Symposium on Low Power Electronics and Design, 2000, pp. 90-95.
20. A. Iyer, "Demystify power gating and stop leakage cold. website: http://www.powermanagementdesignline.com/howto/181500691." [Online]. Available: http://www.phoronix.com/scan.php?page=news item&px=OTgxNQ
21. Z. Hu, A. Buyuktosunoglu, V. Srinivasan, V. Zyuban, H. Jacobson, and P. Bose, "Microarchitectural techniques for power gating of execution units," in Proceedings of the 2004 international symposium on Low power electronics and design, ser. ISLPED '04. New York, NY, USA: ACM, 2004, pp. 32-37.[Online]. Available: http://doi.acm.org/10.1145/1013235.1013249
22. C. Kim, N. Satish, J. Chhugani, H. Saito, R. Krishnaiyer, M. Smelyanskiy, M. Girkar, and P. Dubey, "Technical report: Closing the ninja performance gap through traditional programming and compiler technology," 2012.
23. L. Adhianto, M. Fagan, M. Krentel, G. Marin, J. Mellor-crummey, and N. Tallent, "Hpctoolkit: Performance measurement and analysis for supercomputers with node-level parallelism," 2010.
24. S. Ghose, S. Srinath, and J. Tse, "Accelerating a parsec benchmark using portable subword simd," in CS 5220: Final Project Report, 2011.
25. S. Kumar, C. J. Hughes, and A. Nguyen, "Intel technology journal 11(3): Architectural support for fine-grained parallelism on multi-core architectures," 2007.
26. Intel, IntelR 64 and IA-32 Architectures Optimization Reference Manual, http://www.intel.com/Assets/enn US/PDF/manual/248966.pdf, jun 2011.
27. J. A. Butts and G. S. Sohi, "A static power model for architects," in Proceedings of the 33rd Annual IEEE/ACM International Symposium on Microarchitecture, 2000, pp. 191-201.
28. R. Ge, X. Feng, S. Song, H.-C. Chang, D. Li, and K. Cameron, "Powerpack: Energy profiling and analysis of high-performance systems and applications," Parallel and Distributed Systems, IEEE Transactions on, vol. 21, no. 5, pp. 658 -671, may 2010.
29. D. Molka, D. Hackenberg, R. Schöne, T. Minartz, and W. Nagel, "Flexible workload generation for HPC cluster efficiency benchmarking," Computer Science-Research and Development, pp. 1-9, 2011.[Online]. Available: http://dx.doi.org/10.1007/s00450-011-0194-9
30. H. Anzt, M. Castillo, J. Fernández, V. Heuveline, F. Igual, R. Mayo, and E. Quintana-Ortí, "Optimization of power consumption in the iterative solution of sparse linear systems on graphics processors," Computer Science-Research and Development, pp. 1-9, 2011.
31. M. Ferdman, A. Adileh, O. Kocberber, S. Volos, M. Alisafaee, D. Jevdjic, C. Kaynak, A. D. Popescu, A. Ailamaki, and B. Falsafi, "Clearing the Clouds: A Study of Emerging Scale-out Workloads on Modern Hardware," in 17th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2012, recognized as Best Paper by the program committee.
32. J. Li and J. F. Martínez, "Power-performance considerations of parallel computing on chip multiprocessors," ACM Transactions on Architecture and Code Optimization, vol. 2, no. 4, pp. 397-422, Dec. 2005.[Online]. Available: http://doi.acm.org/10.1145/1113841.1113844
33. C. Bienia, S. Kumar, J. P. Singh, and K. Li, "The PARSEC benchmark suite: characterization and architectural implications," in Proc. of the 17th int'l conf. on Parallel Architectures and Compilation Techniques, ser. PACT '08, 2008, pp. 72-81.
34. E. Totoni, B. Behzad, S. Ghike, and J. Torrellas, "Comparing the power and performance of intel's scc to state-of-The-Art cpus and gpus," Performance Analysis of Systems and Software, IEEE International Symmposium on, vol. 0, pp. 78-87, 2012.