Noise-shaping gradient descent-based online adaptation algorithms for digital calibration of analog circuits

IEEE Transactions on Neural Networks and Learning Systems

Volumn 24, Issue 4, 2013, Pages 554-565

  Chakrabartty, Shantanu ^a   Shaga, Ravi K ^b   Aono, Kenji ^a  

^a Michigan State University   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

Analog very large scale integration; digitally assisted analog circuits; noise shaping; online learning; quantization; sigma delta learning; stochastic optimization

Indexed keywords

DIGITALLY-ASSISTED ANALOG CIRCUIT; NOISE-SHAPING; ONLINE LEARNING; QUANTIZATION; SIGMA-DELTA; STOCHASTIC OPTIMIZATIONS; VERY-LARGE-SCALE INTEGRATION;

ANALOG TO DIGITAL CONVERSION; BANDPASS FILTERS; CALIBRATION; GRADIENT METHODS; SIGNAL PROCESSING; STOCHASTIC SYSTEMS;

ALGORITHMS;

EID: 84875891731     PISSN: 2162237X     EISSN: 21622388     Source Type: Journal    
DOI: 10.1109/TNNLS.2012.2236572     Document Type: Article

References (38)

1. M. Pastre and M. Kayal, Methodology for the Digital Calibration of Analog Circuits and Systems: With Case Studies, 1st ed. New York: Springer-Verlag, 2006.
2. B. Murmann, "Digitally assisted analog circuits," IEEE Micro, vol. 26, no. 2, pp. 38-47, Mar.-Apr. 2006.
3. G. Cauwenberghs and M. Bayoumi, Learning on Silicon. Boston, MA: Kluwer, 1999.
4. J. A. Lenero-Bardallo, T. Serrano-Gotarredona, and B. Linares-Barranco, "A calibration technique for very low current and compact tunable neuromorphic cells: Application to 5-bit 20-nA DACs," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no. 6, pp. 522-526, Jun. 2008.
5. R. J. Kier, J. C. Ames, R. D. Beer, and R. R. Harrison, "Design and implementation of multipattern generators in analog VLSI," IEEE Trans. Neural Netw., vol. 17, no. 4, pp. 1025-1038, Jul. 2006. (Pubitemid 44194160)
6. B. Linares-Barranco, T. Serrano-Gotarredona, and R. Serrano-Gotarredona, "Compact low-power calibration mini-DACs for neural massive arrays with programmable weights," IEEE Trans. Neural Netw., vol. 14, no. 5, pp. 1207-1216, Sep. 2003.
7. H. Juan, A. Murray, and W. Dongqing, "Adaptive visual and auditory map alignment in barn owl superior colliculus and its neuromorphic implementation," IEEE Trans. Neural Netw. Learn. Syst., vol. 23, no. 9, pp. 1486-1497, Sep. 2012.
8. B. Murmann and B. Boser, "A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2040-2050, Dec. 2003.
9. T. Delbruck, R. Berner, P. Lichtsteiner, and C. Dualibe, "32-bit Configurable bias current generator with sub-off-current capability," in Proc. 2010 IEEE Int. Symp. Circuits Syst., May-Jun. 2010, pp. 1647-1650.
10. D. W. Graham, E. Farquhar, B. Degnan, C. Gordon, and P. Hasler, "Indirect programming of floating-gate transistors," IEEE Trans. Circuits Syst. I, vol. 54, no. 5, pp. 951-963, May 2007. (Pubitemid 46778098)
11. P. R. Kinget, "Device mismatch and tradeoffs in the design of analog circuits," IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1212-1224, Jun. 2005. (Pubitemid 40819363)
12. G. Carvajal, M. Figueroa, D. Sbarbaro, and W. Valenzuela, "Analysis and Compensation of the Effects of Analog VLSI Arithmetic on the LMS Algorithm," IEEE Trans. Neural Netw., vol. 22, no. 7, pp. 1046-1060, Jul. 2011.
13. G. Cauwenberghs and G. C. Temes, "Adaptive digital correction of analog errors in MASH ADCs-Part I. Off-line and blind on-line calibration," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 7, pp. 621-628, Jul. 2000.
14. M. Cohen and G. Cauwenberghs, "Floating-gate adaptation for focalplane on-line nonuniformity correction," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 1, pp. 83-89, Jan. 2001. (Pubitemid 32400268)
15. J. C. Candy and G. C. Temes, Oversampled Methods for A/D and D/A Conversion in Oversampled Delta-Sigma Data Converters. Piscataway, NJ: IEEE Press, 1992, pp. 1-29.
16. D. Bertsekas, Non-linear Programming. Belmont, MA: Athena Scientific, 1995.
17. S. Haykin, Neural Networks: A Comprehensive Foundation, 2nd ed. Englewood Cliffs, NJ: Prentice Hall, 1998.
18. S. S. Haykin, Least-Mean-Square Adaptive Filters, B.Widrow Ed., New York: Wiley, 2003.
19. R. M. Gray, "Spectral analysis of quantization noise," IEEE Trans. Inf. Theory, vol. 36, no. 6, pp. 1220-1244, Nov. 1990.
20. L. Bottou, "Stochastic Learning," in Advanced Lectures in Machine Learning, New York: Springer-Verlag, 2003, pp. 146-168. (Pubitemid 39741631)
21. H. Robbins and S. Monro, "A Stochastic approximation method," Ann. Math. Statist., vol. 22, no. 3, pp. 400-407, 1951.
22. H. Kushner, Introduction to Stochostic Control. New York: Holt, Rinehart and Winston, 1971.
23. J. R. Blum, "Approximation methods which converge with probability one," Ann. Math. Statist., vol. 25, no. 2, pp. 382-386, Jun. 1954.
24. C. Bishop, Neural Networks for Pattern Recognition. London, U.K.: Oxford Univ. Press, 1995.
25. S. Gelfald and S. K. Mitter, "Recursive stochastic algorithms for global optimization," J. Control Optim., vol. 29, pp. 999-1018, Sep. 1991.
26. H. Fang, G. Gng, and M. Qian, "Annealing of iterative stochastic schemes," J. Control Optim., vol. 35, no. 6, pp. 1886-1907, 1997. (Pubitemid 127618691)
27. S. Gelfald and S. K. Mitter, "Simulated annealing with noisy or imprecise energy measurements," J. Optim. Theory Appl., vol. 62, no. 1, pp. 49-62, 1989.
28. A. Gore and S. Chakrabartty, "Min-max optimization framework for designing learners: Theory and hardware," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 3, pp. 604-617, Mar. 2010.
29. A. Fazel, A. Gore, and S. Chakrabartty, "Resolution enhancement in learners for super-resolution source separation," IEEE Trans. Signal Process., vol. 58, no. 3, pp. 1193-1204, Mar. 2010.
30. K. Bult and J. G. M. Geelen, "An inherently linear and compact MOSTonly current division technique," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1730-1735, Dec. 1992. (Pubitemid 23598483)
31. B. Linares-Barranco and T. Serrano-Gotarredona, "On the design and characterization of femtoampere current-mode circuits," IEEE J. Solid-State Circuits, vol. 38, no. 8, pp. 1353-1363, Feb. 2003.
32. A. Gore, S. Chakrabartty, S. Pal, and E. C. Alocilja, "A multichannel femtoampere-sensitivity potentiostat array for biosensing applications," IEEE Trans. Circuits Syst. I, Regular Papers, vol. 53, no. 11, pp. 2357-2363, Nov. 2006. (Pubitemid 44829049)
33. L. Watts, D. A. Kerns, R. F. Lyon, and C. A. Mead, "Improved implementation of the silicon cochlea," IEEE J. Solid-State Circuits, vol. 27, no. 5, pp. 692-700, May 1992.
34. V. Chan, S. C. Liu, and A. van Schaik, "AER EAR: A matched silicon cochlea pair with address event representation interface," IEEE Trans. Circuits Syst. I, Special Issue Smart Sensors, vol. 54, no. 1, pp. 48-59, Jan. 2007. (Pubitemid 46351018)
35. R. Sarpeshkar, C. Salthouse, S. Ji-Jon, M. W. Baker, S. M. Zhak, T. K.-T. Lu, L. Turicchia, and S. Balster, "An ultra-low-power programmable analog bionic ear processor," IEEE Trans. Biomed. Eng., vol. 52, no. 4, pp. 711-727, Apr. 2005. (Pubitemid 40477181)
36. A. Fazel and S. Chakrabartty, "Statistical Pattern Recognition Techniques for Speaker Verification," IEEE Circuits Syst. Mag., vol. 11, no. 2, pp. 62-81, May 2011.
37. J. C. Spall, "Multivariate stochastic approximation using a simultaneous perturbation gradient approximation," IEEE Trans. Autom. Control, vol. 37, no. 3, pp. 332-341, Mar. 1992.
38. J. Kiefer and J. Wolfowitz, "Stochastic estimate of a regression function," Ann. Math. Stat., vol. 23, no. 3, pp. 462-466, 1952.