OSR-Lite: Fast and deadlock-free NoC reconfiguration framework

Proceedings - 2012 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2012

Volumn , Issue , 2012, Pages 86-95

  Strano, Alessandro ^a   Bertozzi, Davide ^a   Trivino, Francisco ^b   Sanchez, Jose L ^b   Alfaro, Francisco J ^b   Flich, Jose ^c  

^a UNIVERSITY OF FERRARA   (Italy)

^b UNIVERSITY OF CASTILLA LA MANCHA   (Spain)

^c UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

2D MESHES; AREA OVERHEAD; CONSTRAINED SYSTEMS; CRITICAL PATHS; DEADLOCK-FREE; IMPLEMENTATION COST; NATIVE FORMS; NOC SWITCH; NON-INTRUSIVE; OFF-CHIP; ON-CHIP NETWORKS; POWER MANAGEMENTS; RECONFIGURABILITY; RECONFIGURATION PROCESS; ROOT CAUSE; SYSTEM LEVELS; VIRTUALIZATION STRATEGIES;

COMPUTER SIMULATION; EMBEDDED SYSTEMS; ENERGY MANAGEMENT;

NETWORK ARCHITECTURE;

EID: 84873558412     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SAMOS.2012.6404161     Document Type: Conference Paper

References (29)

1. "Tilera Tile-Gx Product Brief," 2012. Available: http://www.tilera.com/products/processors/
2. O. Lysne, J. Montanana, J. Flich, J. Duato, T. Pinkston, and T. Skeie, "An efficient and deadlock-free network reconfiguration protocol," IEEE Transactions of Computers, vol. 57, no. 6, pp. 762-779, 2008.
3. W. Dally, L. Dennison, D. Harris, K. Kan, and T. Xanthopoulus, "The reliable router: A reliable and high-performance communication substrate for parallel computers," in Proceedings of the Workshop on Parallel Computer Routing and Communication (PCRCW), May 1994, pp. 241-255.
4. C. Glass and L. Ni, "Fault-tolerant wormhole routing in meshes without virtual channels," IEEE Transactions Parallel and Distributed Systems, vol. 7, no. 6, 1996.
5. M. Gomez, J. Duato, J. Flich, P. Lopez, A. Robles, N. Nordbotten, O. Lysne, and T. Skeie, "An efficient fault-tolerant routing methodology for meshes and tori," Computer Architecture Letters, vol. 3, no. 1, pp. 3-3, January-December 2004.
6. C.-T. Ho and L. Stockmeyer, "A new approach to fault-tolerant wormhole routing for mesh-connected parallel computers," IEEE Transactions on Computers, vol. 53, no. 4, pp. 427-439, 2004.
7. K. M. et al., "Fibre channel switch fabric-2 (fc-sw-2)," NCITS 321-200x T11/Project 1305-D/Rev 4. 3 Specification, Tech. Rep., March 2000.
8. M. Schroeder, A. Birrell, M. Burrows, H. Murray, R. Needham, T. Rodeheffer, E. Satterthwaite, and C. Thacker, "Autonet: a high-speed, selfconfiguring local area network using point-to-point links," IEEE Journal on Selected Areas in Communicartions, vol. 9, no. 8, pp. 1318-1335, October 1991.
9. R. Casado, A. Bermudez, J. Duato, F. Quiles, and J. Sanchez, "A protocol for deadlock-free dynamic reconfiguration in high-speed local area networks," IEEE Transactions on Parallel and Distributed Systems, vol. 12, no. 2, pp. 115-132, February 2001.
10. O. Lysne and J. Duato, "Fast dynamic reconfiguration in irregular networks," in Proceedings of the 2000 International Conference of Parallel Processing (ICPP). IEEE Computer Society, 2000, pp. 449- 458.
11. T. Pinkston, R. Pang, and J. Duato, "Deadlock-free dynamic reconfiguration schemes for increased network dependability," IEEE Transactions on Parallel and Distributed Systems, vol. 14, no. 8, pp. 780-794, 2003.
12. J. Duato, O. Lysne, R. Pang, and T. Pinkston, "Part I: A theory for deadlock-free dynamic network reconfiguration," IEEE Transactions on Parallel and Distributed Systems, vol. 16, no. 5, pp. 412-427, May 2005.
13. O. Lysne, T. Pinkston, and J. Duato, "Part II: A methodology for developing deadlock-free dynamic network reconfiguration processes," IEEE Transactions on Parallel and Distributed Systems, vol. 16, no. 5, pp. 428-443, May 2005.
14. D. Avresky and N. Natchev, "Dynamic reconfiguration in computer clusters with irregular topologies in the presence of multiple node and link failures," IEEE Transactions Computers, vol. 54, no. 5, pp. 603- 615, May 2005.
15. J. Acosta and D. Avresky, "Intelligent dynamic network reconfiguration," in Proceedings of the 21st International Parallel and Distributed Processing Symposium (IPDPS). IEEE Computer Society, 2007, pp. 1-9.
16. D. Fick, A. DeOrio, J.H., V. Bertacco, D. Blaauw, and D. Sylvester, "Vicis: A reliable network for unreliable silicon," in Proceedings of the 46th Design Automation Conference (DAC), July 2009, pp. 812-817.
17. C. Feng, Z. Lu, A. Jantsch, J. Li, and M. Zhang, "A reconfigurable faulttolerant deflection routing algorithm based on reinforcement learning for Network-on-Chip," in Proceedings of the International Workshop on Network on Chip Architectures (NocArc), 2010.
18. Z. Zhang, A. Greiner, and S. Taktak, "A reconfigurable routing algorithm for a fault-tolerant 2D-mesh Network-on-Chip," in Proceedings of the 46th Design Automation Conference (DAC). ACM, June 2008, pp. 441-446.
19. V. Puente, J. Gregorio, F. Vallejo, and R. Beivide, "Immunet: A cheap and robust fault-tolerant packet routing mechanism," in Proceedings of the 31th Annual International Symposium on Computer Architecture (ISCA), June 2004, pp. 198-209.
20. J. Flich, A. Mejia, P. Lopez, and J. Duato, "Region-based routing: An efficient routing mechanism to tackle unreliable hardware in network on chips," in Proceedings of the First International Symposium on Networks-on-Chip, ser. NOCS '07. Washington, DC, USA: IEEE Computer Society, 2007, pp. 183-194.
21. K. Aisopos, A. DeOrio, L.-S. Peh, and V. Bertacco, "Ariadne: Agnostic reconfiguration in a disconnected network environment," in Proceedings of the International Conference on Parallel Architectures and Compila- tion Techniques (PACT), 2011.
22. A. Ghiribaldi, D. Ludivici, F. Trivino, A. Strano, J. Flich, J. Sanchez, F. Alfaro, M. Favalli, and D. Bertozzi, "A complete self-testing and self-configuring noc infrastructure for cost-effective mpsocs," ACM Transactions on Embedded Computing Systems, 2011.
23. S. Stergiou et al., "Xpipes lite: a synthesis oriented design library for networks on chips," in DAC, 2005.
24. S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, F. Silla, and J. Duato, "Addressing manufacturing challenges with cost-efficient fault tolerant routing," in Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, ser. NOCS '10. Washington, DC, USA: IEEE Computer Society, 2010, pp. 25-32. Available: http://dx.doi.org/10.1109/NOCS.2010.12
25. A. Mejia, J. Flich, and J. Duato, "On the potentials of segmentbased routing for nocs," in Parallel Processing, 2008. ICPP '08. 37th International Conference on, sept. 2008, pp. 594-603.
26. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. H?ogberg, F. Larsson, A. Moestedt, and B. Werner, "Simics: A Full System Simulation Platform," Computer, vol. 35, no. 2, pp. 50-58, 2002.
27. M. M. K. Martin, et al., "Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset," SIGARCH Comput. Archit. News, vol. 33, no. 4, pp. 92-99, 2005.
28. C. Bienia and K. Li, "Parsec 2.0: A new benchmark suite for chipmultiprocessors," in Proceedings of the 5th Annual Workshop on Mod- eling, Benchmarking and Simulation, June 2009.
29. F. Gilabert, M. E. Gmez, S. Medardoni, and D. Bertozzi, "Improved utilization of noc channel bandwidth by switch replication for cost-effective multi-processor systems-on-chip," in Fourth ACM/IEEE International Symposium on Networks-on-Chip, 2010, pp. 165-172.