An operating system strategy for general-purpose parallel computing on many-core architectures

Advances in Parallel Computing

Volumn 20, Issue , 2011, Pages 157-181

  Van Tol, Michiel W ^a   Jesshope, Chris R ^a  

^a UNIVERSITY OF AMSTERDAM   (Netherlands)

Author keywords

Concurrency; Many core; Microgrid; Operating Systems; SVP

Indexed keywords

EID: 84872970661     PISSN: 09275452     EISSN: None     Source Type: Book Series    
DOI: 10.3233/978-1-60750-803-8-157     Document Type: Article

References (51)

1. C. R. Jesshope, M. Lankamp, and L. Zhang, "Evaluating CMPs and their memory architecture," in Proc. Architecture of Computing Systems (M. Berekovic, C. Muller-Schoer, C. Hochberger, and S. Wong, eds.), pp. 246-257, 2009.
2. S. Borkar, "Thousand core chips: a technology perspective," in DAC '07: Proceedings of the 44th annual Design Automation Conference, (New York, NY, USA), pp. 746-749, ACM, 2007.
3. M. Azimi, N. Cherukuri, D. N. Jayasimha, A. Kumar, P. Kundu, S. Park, I. Schoinas, and A. S. Vaidya, "Integration challenges and tradeoffs for tera-scale architectures," Intel Technology Journal, vol. 11, no. 3, pp. 173-184, 2007.
4. J. Howard, S. Dighe, Y. Hoskote, S. Vangal, D. Finan, G. Ruhl, D. Jenkins, H. Wilson, N. Borkar, G. Schrom, F. Pailet, S. Jain, T. Jacob, S. Yada, S. Marella, P. Salihundam, V. Erraguntla, M. Konow, M. Riepen, G. Droege, J. Lindemann, M. Gries, T. Apel, K. Henriss, T. Lund-Larsen, S. Steibl, S. Borkar, V. De, R. van der Wijngaart, and T. Mattson, "A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS," in Solid-State Circuits Conference-Digest of Technical Papers, 2010. ISSCC 2010. IEEE International, pp. 19-21, February 2010.
5. E. F. Codd, E. S. Lowry, E. McDonough, and C. A. Scalzi, "Multiprogramming STRETCH: feasibility considerations," Commun. ACM, vol. 2, no. 11, pp. 13-17, 1959.
6. F. J. Corbató and V. A. Vyssotsky, "Introduction and overview of the Multics system," in Proceedings of the November 30-December 1, 1965, fall joint computer conference, part I, AFIPS '65 (Fall, part I), (New York, NY, USA), pp. 185-196, ACM, 1965.
7. D. M. Ritchie and K. Thompson, "The UNIX time-sharing system," Commun. ACM, vol. 17, pp. 365-375, July 1974.
8. C. R. Jesshope, "A model for the design and programming of multi-cores," Advances in Parallel Computing, vol. High Performance Computing and Grids in Action, no. 16, pp. 37-55, 2008.
9. T. A. M. Bernard, On the compilation of a parallel language targeting the self-adaptive virtual processor. PhD thesis, University of Amsterdam, February 2011. ISBN 978-90-9026006-8.
10. A. Matei, "Towards adaptable parallel software-the Hydra runtime for SVP programs," Master's thesis, Free University of Amsterdam, 2010.
11. R. A. Iannucci, "Toward a dataflow/von Neumann hybrid architecture," in Proceedings of the 15th Annual International Symposium on Computer architecture, ISCA '88, (Los Alamitos, CA, USA), pp. 131-140, IEEE Computer Society Press, 1988.
12. D. E. Culler, "Resource management for the tagged token dataflow architecture," tech. rep., Massachusetts Institute of Technology, Cambridge, MA, USA, 1985.
13. L. G. Valiant, "A bridging model for parallel computation," Commun. ACM, vol. 33, pp. 103-111, August 1990.
14. L. G. Valiant, "A bridging model for multi-core computing," J. Comput. Syst. Sci., vol. 77, pp. 154-166, January 2011.
15. Arvind and D. E. Culler, "Managing resources in a parallel machine," in Proc. of the IFIP TC 10 working conference on Fifth generation computer architectures, (Amsterdam, The Netherlands, The Netherlands), pp. 103-121, North-Holland Publishing Co., 1986.
16. J. Sykora, L. Kafka, M. Danek, and L. Kohout, "Analysis of execution efficiency in the microthreaded processor UTLEON3," in Architecture of Computing Systems-ARCS 2011 (M. Berekovic, W. Fornaciari, U. Brinkschulte, and C. Silvano, eds.), vol. 6566 of Lecture Notes in Computer Science, pp. 110-121, Springer Berlin/Heidelberg, 2011.
17. C. R. Jesshope, M. Lankamp, and L. Zhang, "The Implementation of an SVP Many-core Processor and the Evaluation of its Memory Architecture," ACM SIGARCH Computer Architecture News, vol. 37, no. 2, pp. 38-45, 2009.
18. Arvind, R. S. Nikhil, and K. K. Pingali, "I-Structures: Data structures for parallel computing," in Proceedings of the Workshop on Graph Reduction (J. Fasel and R. Keller, eds.), vol. 279 of Lecture Notes in Computer Science, pp. 336-369, Springer-Verlag Berlin/Heidelberg, 1987.
19. L. Zhang and C. R. Jesshope, "On-chip COMA cache-coherence protocol for microgrids of microthreaded cores," in Euro-Par Workshops (Bouge and et al., eds.), vol. 4854 of LNCS, pp. 38-48, Springer-Verlag, 2007.
20. D. Probert, J. L. Bruno, and M. Karaorman, "SPACE: A new approach to operating system abstraction," in In International Workshop on Object Orientation in Operating Systems, pp. 133-137, 1991.
21. D. Probert and J. Bruno, "Efficient cross-domain mechanisms for building kernel-less operating systems," tech. rep., University of California, Santa Barbara, CA, USA, 1996.
22. J. Liedtke, "On micro-kernel construction," in SOSP '95: Proceedings of the fifteenth ACM symposium on Operating systems principles, (New York, NY, USA), pp. 237-250, ACM, 1995.
23. B. D. Fleisch and M. A. A. Co, "Workplace microkernel and OS: a case study," Softw. Pract. Exper., vol. 28, no. 6, pp. 569-591, 1998.
24. D. R. Engler, M. F. Kaashoek, and J. O'Toole, Jr., "Exokernel: an operating system architecture for application-level resource management," in SOSP '95: Proceedings of the fifteenth ACM symposium on Operating systems principles, (New York, NY, USA), pp. 251-266, ACM, 1995.
25. E. W. Dijkstra, "The structure of the THE-multiprogramming system," in Proceedings of the first ACM symposium on Operating System Principles, SOSP '67, (New York, NY, USA), pp. 10.1-10.6, ACM, 1967.
26. Apple Inc., "Grand Central Dispatch, a better way to do multicore." http://images.apple.com/macosx/technology/docs/GrandCentral-TB- brief-20090903.pdf, August 2009.
27. C. Morin, "XtreemOS: A grid operating system making your computer ready for participating in virtual organizations," in Proceedings of the 10th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing, ISORC '07, (Washington, DC, USA), pp. 393-402, IEEE Computer Society, 2007.
28. M. Coppola, Y. Jegou, B. Matthews, C. Morin, L. Prieto, O. Sanchez, E. Yang, and H. Yu, "Virtual organization support within a grid-wide operating system," Internet Computing, IEEE, vol. 12, pp. 20-28, March-April 2008.
29. A. Schüpbach, S. Peter, A. Baumann, T. Roscoe, P. Barham, T. Harris, and R. Isaacs, "Embracing diversity in the barrelfish manycore operating system," in In Proceedings of the Workshop on Managed Many-Core Systems, 2008.
30. S. Peter, A. Schüpbach, P. Barham, A. Baumann, R. Isaacs, T. Harris, and T. Roscoe, "Design principles for end-to-end multicore schedulers," in Proceedings of the 2nd USENIX conference on Hot topics in parallelism, HotPar'10, (Berkeley, CA, USA), pp. 10-10, USENIX Association, 2010.
31. E. Witchel, J. Cates, and K. Asanovic, "Mondrian memory protection," in Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, ASPLOS-X, (New York, NY, USA), pp. 304-316, ACM, 2002.
32. E. J. Koldinger, J. S. Chase, and S. J. Eggers, "Architectural support for single address space operating systems," in ASPLOS-V, pp. 175-186, 1992.
33. J. Liedtke, "Improving IPC by kernel design," in SOSP '93: Proceedings of the fourteenth ACM symposium on Operating systems principles, (New York, NY, USA), pp. 175-188, ACM, 1993.
34. C. Lameter, "Extreme high performance computing or why microkernels suck." http://www.kernel.org/pub/linux/kernel/people/christoph/ols2007/ performnce-vs-microkernel-paper.pdf, 2007. White paper at the Ottowa Linux Symposium 2007, Available online (16 pages).
35. J. B. Dennis and E. C. Van Horn, "Programming semantics for multiprogrammed computations," Commun. ACM, vol. 9, no. 3, pp. 143-155, 1966.
36. G. Heiser, K. Elphinstone, J. Vochteloo, S. Russell, and J. Liedtke, "The Mungi single-address-space operating system," Softw. Pract. Exper., vol. 28, pp. 901-928, July 1998.
37. M. W. van Tol, "Exceptions in a Threaded Architecture," Master's thesis, University of Amsterdam, Amsterdam, the Netherlands, December 2006. http://staff.science.uva.nl/~mwvantol/publications/reports/2006-MSc- thesis.pdf.
38. J. Masters, R. Poss, M. W. van Tol, and C. R. Jesshope, "Generalized synchronization in SVP," SVP Note SVP20, University of Amsterdam, 2009. http://notes.svp-home.org/svp20.pdf.
39. M. A. Hicks, M. W. van Tol, and C. R. Jesshope, "Towards Scalable I/O on a Many-core Architecture," in International Conference on Embedded Computer Systems: Architectures, MOdeling and Simulation (SAMOS), pp. 341-348, IEEE, July 2010.
40. R. P. Draves, B. N. Bershad, R. F. Rashid, and R. W. Dean, "Using continuations to implement thread management and communication in operating systems," in Proceedings of the thirteenth ACM symposium on Operating systems principles, SOSP '91, (New York, NY, USA), pp. 122-136, ACM, 1991.
41. D. Wentzlaff, C. Gruenwald, N. Beckmann, K. Modzelewski, A. Belay, L. Youseff, J. Miller, and A. Agarwal, "A Unified Operating System for Clouds and Manycore: fos," Tech. Rep. MIT-CSAIL-TR-2009-059, Computer Science and Artificial Intelligence Lab, MIT, November 2009.
42. E. B. Nightingale, O. Hodson, R. McIlroy, C. Hawblitzel, and G. Hunt, "Helios: heterogeneous multiprocessing with satellite kernels," in SOSP '09: Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles, (New York, NY, USA), pp. 221-234, ACM, 2009.
43. IBM, "709 data processing system." http://www-03.ibm.com/ibm/ history/exhibits/mainframe/mainframe-PP709.html.
44. IBM, "IBM System/370 Principles of Operation," 1974.
45. J. E. Thornton, "The CDC 6600 Project," Annals of the History of Computing, IEEE, vol. 2, pp. 338-348, oct.-dec. 1980.
46. F. Scheler, W. Hofer, B. Oechslein, R. Pfister, W. Schröder- Preikschat, and D. Lohmann, "Parallel, hardware-supported interrupt handling in an event-triggered real-time operating system," in CASES '09: Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, (New York, NY, USA), pp. 167-174, ACM, 2009.
47. M. Burnside and A. D. Keromytis, "High-speed I/O: the operating system as a signalling mechanism," in NICELI '03: Proceedings of the ACM SIGCOMM workshop on Network-I/O convergence, (New York, NY, USA), pp. 220-227, ACM, 2003.
48. PCI SIG, "PCI Local Bus Specification Revision 2.3 MSI-X ECN." http://www.pcisig.com/specifications/conventional/msi-x-ecn.pdf.
49. HyperTransport Technology Consortium, "HyperTransport I/O Link Specification," Technical Document HTC20051222-0046-0026, July 2008.
50. A. F. Harvey, "DMA Fundamentals on Various PC Platforms," Application Note 011, National Instruments, April 1991.
51. F. McMahon, "The livermore FORTRAN kernels: A computer test of the numerical performance range," Tech. Rep. UCRL-53745, Lawrence Livermore National Lab., CA (USA), Dec 1986.