A model for the design and programming of multi-cores

Advances in Parallel Computing

Volumn 16, Issue , 2008, Pages 37-55

  Jesshope, Chris ^a  

^a UNIVERSITY OF AMSTERDAM   (Netherlands)

Author keywords

Concurrency; Multi cores; Programming models

Indexed keywords

EID: 50649093618     PISSN: 09275452     EISSN: None     Source Type: Book Series    
DOI: None     Document Type: Conference Paper

References (20)

1. V B Muchnick and A B Shafarenko (1996) Data Parallel Computing-the Language Dimension, ISBN: 1 85032 179 5, Chapman Hall.
2. C R Jesshope (1992) The f-code abstract machine and its implementation, Proc COMPEURO 92 (IEEE Press) pp 169-174
3. G V Wilson (1993) A Glossary of Parallel Computing Terminology, IEEE Parallel & Distributed Technology, 1(1), pp 52-67
4. C R Jesshope and C Izu (1993) The MP1 network chip and its application to parallel computers, The Computer Journal, 36, pp763-777
5. A Bolychevsky, C R Jesshope and V B Muchnick, (1996) Dynamic scheduling in RISC architectures, IEE Trans. E, Computers and Digital Techniques, 143, pp 309-317.
6. J W Moore (1983) The HEP Parallel Processor, Los Alamos Science, Fall 1983, pp 72-75. http://library.lanl.gov/cgi-bin/getfile?09-04.pdf
7. Alverson, R. et al. (1990) The Tera Computer System, Proc. of the 4th International Conference on Supercomputing, Amsterdam, The Netherlands, 11-15 June, pp. 1-6. ACM Press, New York, NY, USA
8. D May and R Shepherd (1984) The transputer implementation of occam, Proc. Intl Conf on Fifth-Generation Computer Systems, Tokyo, pp533-541.
9. INMOS (1984) occam Programming Manual, Prentice-Hall, ISBN 0-13-629296-8
10. E lee (2006) The problem with threads, IEEE Computer, 36(5), pp. 33-42
11. P H Welch, G R R Justo and C J Willcock (1993) Higher-Level Paradigms for Deadlock-Free High-Performance Systems,Transputer Applications and Systems '93, Proceedings of the 1993 World Transputer Congress, 2, pp 981-1004, ISBN 90-5199-140-1.
12. J.M.R. Martin (1996) The Design and Construction of Deadlock-Free Concurrent Systems, PhD Thesis, University of Buckingham, UK, 1996 http://wotug.ukc.ac.uk/parallel/theory/formal/csp/jeremy-martin/
13. Jesshope C. R. (2006) Microthreading a model for distributed instruction-level concurrency, Parallel processing Letters, 16(2), pp209-228, ISSN: 0129-6264
14. G M Papadopoulos and D E Culler (1990) Monsoon: An Explicit Token Store Architecture, Proc. 17th International Symposium on Computer Architecture, pp82-91
15. G M Papadopoulos and D E Culler (1998) Retrospective: Monsoon: An Explicit Token Store Architecture, In 25 Years of the International Symposia on Computer Architecture: Selected Papers, pp. 74-76
16. Kostas Bousias and Chris Jesshope(2005) The Challenges of Massive On-Chip Concurrency, Lecture Notes in Computer Science, Volume 3740, pp157-170
17. Bousias, K, Hasasneh N M and Jesshope C R (2006) Instruction-level parallelism through microthreading-a scalable Approach to chip multiprocessors, BCS Computer Journal, 49 (2), pp 211-233
18. Bell I, Hasaasneh, N and Jesshope C R (2006) Supporting Microthread Scheduling and Synchronisation in CMPs. Intl. J Parallel Processing, Jan 2006, pp1-9, DOI
19. Jesshope, C R (2006) TC-an intermediate language for programming chip multiprocessors, Proc. Pacific Computer Systems Architecture Conference 2006-ACSAC06, ISBN 3-540-4005, LNCS 4186, pp147-160
20. T. Bernard, K. Bousias, B. de Geus, M. Lankamp, L. Zhang, A. Pimentel, P.M.W. Knijnenburg, and C.R. Jesshope (2006) A Microthreaded Architecture and its Compiler, Proc. 12th International Workshop on Compilers for Parallel Computers (CPC), M. Arenez, R. Doallo, B.B. Fraguela, and J. Tourino (eds.), pp 326-340