Evaluating CMPs and their memory architecture

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5455 LNCS, Issue , 2009, Pages 246-257

  Jesshope, Chris ^a   Lankamp, Mike ^a   Zhang, Li ^a  

^a UNIVERSITY OF AMSTERDAM   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATIC MAPPINGS; DYNAMIC SCHEDULING; EXPLICIT COMMUNICATIONS; FUTURE GENERATIONS; KEY COMPONENTS; MANY CORES; MEMORY ARCHITECTURES; MEMORY SYSTEMS; POWER CONSTRAINTS; PROCESSOR ARCHITECTURES; SCALABLE SOLUTIONS;

ARCHITECTURE; BINARY CODES;

COMPUTER ARCHITECTURE;

EID: 63449097814     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-00454-4_24     Document Type: Conference Paper

References (12)

1. Semiconductor Industry Association, International technology roadmap for semiconductors update. Technical report 2006)
2. Hammond, L., Carlstrom, B.D., Wong, V., Chen, M., Kozyrakis, C, Olukotun, K.: Transactional coherence and consistency: Simplifying parallel hardware and software. IEEE Micro. 24(6), 92-103 (2004)
3. Jesshope, C: μTC-an intermediate language for programming chip multiprocessors. In: Jesshope, C, Egan, C. (eds.) ACSAC 2006. LNCS, vol. 4186, pp. 147-160. Springer, Heidelberg (2006)
4. Bernard, T.A.M., Jesshope, C, Knijnenburg, P.M.W.: Strategies for Compiling μ to Novel Chip Multiprocessors. In: Vassiliadis, S., Bereković, M., Hämäläinen, T.D. (eds.) SAMOS 2007. LNCS, vol. 4599, pp. 127-138. Springer, Heidelberg (2007)
5. Bolychevsky, C.R.J., Muchnick, V.B.: Dynamic scheduling in RISC architectures. IEE Trans. E, Computers and Digital Techniques 143, 309-317 (1996)
6. Scholz, S.B.: Single Assignment C-efficient support for high-level array operations in a functional setting. Journal of Functional Programming 13, 1005-1059 (2003)
7. McGhan, H: Niagara 2 opens the floodgates. Microprocessor Report 20(11), 1-12 (2006)
8. Kahle, M.N., Day, H.P., Hofstee, C.R., Johns, T.R.M., Shippy, D.: Introduction to the Cell multiprocessor. IBM Journal of Research and Development 49(4), 589-604 (2005)
9. Jesshope: Operating systems in silicon and the dynamic management of resources in many-core chips. Parallel Processing Letters (PPL) 18(2), 257-274 (2008)
10. Bousias, K., Guang, L., Jesshope, C.R., Lankamp, M.: Implementation and evaluation of a microthread architecture, Journal of System Architecture (2008), http://dx.doi.org/10.1016/j.sysarc.2008.07.001
11. K.S.R. Corporation. KSR1 technical summary, Technical report (1992)
12. Zhang, L., Jesshope, C.R.: On-chip COMA cache-coherence protocol for microgrids of microthreaded cores. In: Bougé, L., Forsell, M., Träff, J.L., Streit, A., Ziegler, W., Alexander, M., Childs, S. (eds.) Euro-Par Workshops 2007. LNCS, vol. 4854, pp. 38-18. Springer, Heidelberg (2008)