B-Queue: Efficient and practical queuing for fast core-to-core communication

International Journal of Parallel Programming

Volumn 41, Issue 1, 2013, Pages 137-159

  Wang, Junchang ^a   Zhang, Kai ^a   Tang, Xinan ^b   Hua, Bei ^a  

^a UNIVERSITY OF SCIENCE AND TECHNOLOGY OF CHINA   (China)

^b INTEL CORPORATION   (United States)

Author keywords

Backtracking; Lock free queue; Multi core; Nonblocking synchronization; Parallelization

Indexed keywords

BACKTRACKING; LOCK-FREE; MULTI CORE; NON-BLOCKING SYNCHRONIZATION; PARALLELIZATIONS;

COMMUNICATION; COMPUTER ARCHITECTURE; TESTBEDS;

QUEUEING THEORY;

EID: 84872616136     PISSN: 08857458     EISSN: None     Source Type: Journal    
DOI: 10.1007/s10766-012-0213-x     Document Type: Article

References (35)

1. Allen, M.D.; Sridharan, S.; Sohi, G.S.: Serialization sets: a dynamic dependence-based parallel execution model. In: Proceedings of the 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP '09, pp. 85-96 (2009)
2. Dobrescu, M.; Egi, N.; Argyraki, K.; Chun, B.G.; Fall, K.; Iannaccone, G.; Knies, A.; Manesh, M.; Ratnasamy, S.: Routebricks: exploiting parallelism to scale software routers. In: Proceedings of the ACM SIGOPS 22nd Symposium on Operating Systems Principles, SOSP '09, pp. 15-28 (2009)
3. Gcc manual http://gcc.gnu.org/onlinedocs/gcc-4.5.4/gcc/
4. Giacomoni, J.; Bennett, J.K.; Carzaniga, A.; Sicker, D.C.; Vachharajani, M.; Wolf, A.L.: Frame shared memory: line-rate networking on commodity hardware. In: Proceedings of the 3rd ACM/IEEE Symposium on Architecture for Networking and Communications Systems, ANCS '07, pp. 27-36 (2007)
5. Giacomoni, J.; Moseley, T.; Vachharajani, M.: Fastforward for efficient pipeline parallelism: a cache-optimized concurrent lock-free queue. In: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP '08, pp. 43-52 (2008)
6. Han, S.; Jang, K.; Park, K.; Moon, S.: (2010) Packetshader: a gpu-accelerated software router. In: SIGCOMM'10, pp. 195-206
7. Herlihy M.; Shavit N.: The Art of Multiprocessor Programming. Morgan Kaufmann, Massachusetts (2008)
8. Herlihy M.P.; Wing J.M.: Linearizability: a correctness condition for concurrent objects. ACM Trans. Program. Lang. Syst. 12, 463-492 (1990) (Pubitemid 20721345)
9. ® 64 and IA-32 Architectures Software Developer's Manual. vol 2B. 253669-033US (2009)
10. Jablin, T.B.; Zhang, Y.; Jablin, J.A.; et al.: Liberty queues for epic architectures. In: Proceedings of the Eigth Workshop on Explicitly Parallel Instruction Computer Architectures and Compiler Technology, EPIC'10 (2010)
11. Keltcher, C.N.; McGrath, K.J.A.: The amd opteron processor for multiprocessor servers. IEEE Micro (2003)
12. Kogan, A.; Petrank, E.: Wait-free queues with multiple enqueuers and dequeuers. In: Proceedings of the 16th ACM Symposium on Principles and Practice of Parallel Programming, PPoPP '11, pp. 223-234. New York, NY, USA
13. Kumar, S.; Hughes, C.J.; Nguyen, A.: Carbon: architectural support for fine-grained parallelism on chip multiprocessors. In: Proceedings of the 34th Annual International Symposium on Computer Architecture, ISCA '07, pp. 162-173 (2007) (Pubitemid 47582100)
14. Ladan-Mozes E.; Shavit N.: An optimistic approach to lock-free fifo queues. Distrib. Comput. 20, 323-341 (2008)
15. Lamport, L.: Specifying concurrent program modules. ACM Trans. Program. Lang. Syst. 190-222 (1983)
16. Lee, P.; Bu, T.; Chandranmenon, G.: A lock-free, cache-efficient multi-core synchronization mechanism for line-rate network traffic monitoring. In: 2010 IEEE International Symposium on Parallel and Distributed Processing, IPDPS '10, pp. 1-12 (2010)
17. Lee, S.; Tiwari, D.; Solihin, Y.; Tuck, J.: Haqu: hardware accelerated queueing for fine-grained threading on a chip multiprocessor. In: The 17th IEEE International Symposium on High Performance Computer Architecture, HPCA-17 (2011)
18. Libnids http://libnids.sourceforge.net/
19. Luan H.; Du X.Y.; Wang S.: Prefetching j+-tree: a cache-optimized main memory database index structure. J. Comput. Sci. Technol. 24, 687-707 (2009)
20. Michael, M.M.; Scott, M.L.: Simple, fast, and practical non-blocking and blocking concurrent queue algorithms. In: Proceedings of the Fifteenth Annual ACM Symposium on Principles of Distributed Computing, PODC '96, pp. 267-275
21. Michael M.M.; Scott M.L.: Non-blocking algorithms and preemption-safe locking on multiprogrammed shared memory multiprocessors. J. Parallel Distrib. Comput. 51, 1-26 (1998) (Pubitemid 128343640)
22. Moir, M.; Nussbaum, D.; Shalev, O.; Shavit, N.: Using elimination to implement scalable and lock-free fifo queues. In: Proceedings of the Seventeenth Annual ACM Symposium on Parallelism in Algorithms and Architectures, SPAA '05, pp. 253-262 (2005) (Pubitemid 43206578)
23. Molka, D.; Hackenberg, D.; Schone, R.; Muller, M.S.: Memory performance and cache coherency effects on an intel nehalem multiprocessor system. In: Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques (2009)
24. Navarro, A.; Asenjo, R.; Tabik, S.; Cascaval, C.: Analytical modeling of pipeline parallelism. In: 18th International Conference on Parallel Architectures and Compilation Techniques, PACT '09, pp. 281-290 (2009)
25. Oprofile http://oprofile.sourceforge.net/
26. Ottoni, G.; Rangan, R.; Stoler, A.; August, D.I.: Automatic thread extraction with decoupled software pipelining. In: In Proceedings of the 38th IEEE/ACM International Symposium on Microarchitecture, pp. 105-118. IEEE Computer Society (2005)
27. Preud'homme, T.; Sopena, J.; Thomas, G.; Folliot, B.: Batchqueue: Fast and memory-thrifty core to core communication. In: 2010 22nd International Symposium on Computer Architecture and High Performance Computing, SBAC-PAD '10, pp. 215-222 (2010)
28. Price, G.D.; Giacomoni, J.; Vachharajani, M.: Visualizing potential parallelism in sequential programs. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, PACT '08, pp. 82-90 (2008)
29. Sanchez, D.; Lo, D.; Yoo, R.M.; Sugerman, J.; Kozyrakis, C.: Dynamic fine-grain scheduling of pipeline parallelism. In: International Conference on Parallel Architectures and Compilation Techniques, PACT '11, pp. 22-32 (2011)
30. Thies, W.; Chandrasekhar, V.; Amarasinghe, S.: A practical approach to exploiting coarse-grained pipeline parallelism in c programs. In: 40th IEEE/ACM International Symposium on Microarchitecture, MICRO '07, pp. 356-369 (2007)
31. Torquati, M.: Single-producer/single-consumer queues on shared cache multi-core systems. CoRR (2010)
32. Transier, F.; Sanders, P.: Engineering basic algorithms of an in-memory text search engine. ACM Trans. Inf. Syst. pp. 2:1-2:37 (2010)
33. Tsigas, P.; Zhang, Y.: A simple, fast and scalable non-blocking concurrent fifo queue for shared memory multiprocessor systems. In: Proceedings of the Thirteenth Annual ACM symposium on Parallel Algorithms and Architectures, SPAA '01, pp. 134-143 (2001) (Pubitemid 32865400)
34. Upadhyaya, G.; Pai, V.S.; Midkiff, S.P.: Expressing and exploiting concurrency in networked applications in aspen. In: In Proceedings of ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 13-23 (2007) (Pubitemid 47479077)
35. Wang, J.; Cheng, H.; Hua, B.; Tang, X.: Practice of parallelizing network applications on multi-core architectures. In: Proceedings of the 23rd International Conference on Supercomputing, ICS '09, pp. 204-213 (2009)