MAPS: Mapping concurrent dataflow applications to heterogeneous MPSoCs

IEEE Transactions on Industrial Informatics

Volumn 9, Issue 1, 2013, Pages 527-545

  Castrillon, Jeronimo ^a   Leupers, Rainer ^a   Ascheid, Gerd ^a  

^a RWTH AACHEN UNIVERSITY   (Germany)

Author keywords

Composability; dataflow graphs; hardware scheduler; heterogeneous; mapping; MPSoC; real time; scheduling

Indexed keywords

COMPOSABILITY; DATA-FLOW GRAPHS; HETEROGENEOUS; MPSOC; REAL-TIME;

MAPPING; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; SCHEDULING;

DATA FLOW ANALYSIS;

EID: 84871798349     PISSN: 15513203     EISSN: None     Source Type: Journal    
DOI: 10.1109/TII.2011.2173941     Document Type: Article

References (44)

1. P. Cumming, "The TI OMAP Platform Approach to SoC, " in Winning the SoC revolution: Experiences in real design, G. Martin and H. Chang, Eds. Norwell, MA: Kluwer, 2003.
2. P. Kollig, C. Osborne, and T. Henriksson, "Heterogeneous multi-core platform for consumer multimedia applications, " in Proc. Conf. Design, Autom. Test in Europe (DATE'09), 2009, pp. 1254-1259.
3. IEEE and The Open Group, Standard for Information Technology-Portable Operating System Interface (POSIX), Standard 1003. 1-2004.
4. The OpenMP API Specification for Parallel Programming, 2009. [Online]. Available: http://www. openmp. org
5. S. Sriram and S. S. Bhattacharyya, Embedded Multiprocessors: Scheduling and Synchronization. New York: Marcel Dekker, Inc, 2000.
6. E. Lee and D. Messerschmitt, "Synchronous data flow, " Proc. IEEE, vol. 75, no. 9, pp. 1235-1245, Sep. 1987.
7. E. A. Lee, "Consistency in dataflow graphs, " IEEE Trans. Parallel Distrib. Syst., vol. 2, no. 2, pp. 223-235, 1991.
8. G. Bilsen, M. Engels, R. Lauwereins, and J. Peperstraete, "Cycle-static dataflow, " IEEE Trans. Signal Process., vol. 44, no. 2, pp. 397-408, Feb. 1996.
9. J. T. Buck, "Scheduling dynamic dataflow graphs with bounded memory using the token flow model, " Ph. D, dissertation, EECS Dept., Univ. California, Berkeley, CA, 1993.
10. T. M. Parks, "Bounded scheduling of process networks, " Ph. D. dissertation, EECS Dept., Univ. California, Berkeley, CA, USA, 1995.
11. G. Kahn, J. L. Rosenfeld, Ed., "The semantics of a simple language for parallel programming, " in Proc. IFIP Congress'74, 1974, pp. 471-475.
12. R. Leupers and J. Castrillon, "MPSoC programming using the MAPS compiler, " in Proc. 15th Asia South Pacific Design Autom. Conf. (ASP-DAC '10), 2010, pp. 897-902.
13. J. Castrillon, R. Velasquez, A. Stulova, W. Sheng, J. Ceng, R. Leupers, G. Ascheid, and H. Meyr, "Trace-based KPN composability analysis for mapping simultaneous applications to MPSoC platforms, " in Proc. Design, Autom. Test Europe Conf. Exhibition, Dresden, Germany, 2010, pp. 753-758.
14. J. Castrillon, D. Zhang, T. Kempf, B. Vanthournout, R. Leupers, and G. Ascheid, "Task management in MPSOCs: An ASIP approach, " in Proc. 2009 Int. Conf. Computer-Aided Design, ICCAD'09, New York, 2009, pp. 587-594.
15. C. Lattner, "LLVM and Clang: Next generation compiler technology, " in Proc. BSD Conf., Ottawa, Canada, May 2008.
16. L. Gao, J. Huang, J. Ceng, R. Leupers, G. Ascheid, and H. Meyr, "Totalprof: A fast and accurate retargetable source code profiler, " in Proc. 7th IEEE/ACM Int. Conf. Hardware/Software Codesign and System Synthesis (CODES+ISSS'09), New York, 2009, pp. 305-314.
17. C. Lattner and V. Adve, "LLVM:Acompilation framework for lifelong program analysis & transformation, " in Proc. Int. Symp. Code Generation Opt. (CGO'04), Washington, DC, 2004, p. 75.
18. K. Karuri, M. A. Al Faruque, S. Kraemer, R. Leupers, G. Ascheid, and H. Meyr, "Fine-grained application source code profiling for ASIP design, " in Proc. 42nd Ann. Design Autom. Conf. (DAC'05), New York, 2005, pp. 329-334. (Pubitemid 41675455)
19. Synopsys, Platform Architect, 2011. [Online]. Available: http://www. synopsys. com/Tools/SLD/VirtualPrototyping/Pages/PlatformArch
20. L. Thiele, I. Bacivarov, W. Haid, and K. Huang, "Mapping applications to tiled multiprocessor embedded systems, " in Proc. 17th Int. Conf. Appl. Concurrency to System Design (ACSD'07), Washington, DC, 2007, pp. 29-40.
21. C. Haubelt, J. Falk, J. Keinert, T. Schlichter, M. Streubühr, A. Deyhle, A. Hadert, and J. Teich, "A system c-based design methodology for digital signal processing systems, " EURASIP J. Embedded Syst., vol. 2007, no. 1, pp. 15-15, 2007.
22. A. Pimentel, C. Erbas, and S. Polstra, "A systematic approach to exploring embedded system architectures at multiple abstraction levels, " IEEE Trans. Comput., vol. 55, no. 2, pp. 99-112, 2006.
23. T. Basten and J. Hoogerbrugge, Efficient Execution of Process Networks. Amsterdam, The Netherlands: IOS Press, 2001, pp. 1-14.
24. M. Geilenet et al., "Requirements on the execution of Kahn process networks, " in Proc. ESOP, 2003, pp. 319-334.
25. S. Stuijk, T. Basten, M. C. W. Geilen, and H. Corporaal, "Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs, " in: Proc. 44th Ann. Design Autom. Conf. (DAC'07), New York, 2007, pp. 777-782. (Pubitemid 47130070)
26. O. Moreira, F. Valente, and M. Bekooij, "Scheduling multiple independent hard-real-time jobs on a heterogeneous multiprocessor, " in Proc. 7th ACM/IEEE Int. Conf. Embedded Software (EMSOFT 07), New York, 2007, pp. 57-66. (Pubitemid 351203884)
27. E. Cheung, H. Hsieh, and F. Balarin, "Automatic buffer sizing for rateconstrained KPN applications on multiprocessor system-on-Chip, " in Proc. IEEE Int. High Level Design Validation and Test Workshop, Washington, DC, 2007, pp. 37-44.
28. M. Bekooij, R. Hoes, O. Moreira, P. Poplavko, M. Pastrnak, B. Mesman, J. D. Mol, S. Stuijk, V. Gheorghita, and J. vanMeerbergen, "Dataflow Analysis for Real-Time Embedded Multiprocessor System Design, " in Dynamic and Robust Streaming in and between Connected Consumer-Electronic Devices. New York: Springer, 2005, pp. 81-108.
29. A. Hansson, K. Goossens, M. Bekooij, and J. Huisken, "CoMPSoC: A template for composable and predictable multi-processor system on chips, " ACM Trans. Des. Autom. Electron. Syst., vol. 14, no. 1, pp. 1-24, 2009.
30. A. Kumar, B. Mesman, B. Theelen, H. Corporaal, and Y. Ha, "Analyzing composability of applications on MPSoC platforms, " J. Syst. Archit., vol. 54, no. 3-4, pp. 369-383, 2008.
31. C. L. Liu and J. W. Layland, "Scheduling algorithms formultiprogramming in a hard-real-time environment, " J. ACM, vol. 20, pp. 46-61, Jan. 1973.
32. D. L. Kreher and D. R. Stinson, Combinatorial Algorithms: Generation, Enumeration, and Search (Discrete Mathematics and Its Applications), 1 ed. Boca Raton, FL: CRC Press, 1998.
33. Processor designer, 2011. [Online]. Available: http://www. synopsys. com/tools/sld/processordev/pages/default. aspx
34. A. Dunkels, O. Schmidt, T. Voigt, and M. Ali, "Protothreads: Simplifying event-driven programming of memory-constrained embedded systems, " in Proc. 4th Int. Conf. Embedded Networked Sensor Systems (SenSys'06), New York, 2006, pp. 29-42. (Pubitemid 47168675)
35. Digital Cellular Telecommunications System; ANSI-C Code for the GSM Enhanced Full Rate Speech Codec, 2010. [Online]. Available: www. etsi. org
36. Artist: Network of Excellence on Embedded Systems Design, Benchmarks, 2010. [Online]. Available: http://www. artist-embedded. org/artist/Benchmarks. html
37. W. Haid, K. Huang, I. Bacivarov, and L. Thiele, "Multiprocessor SoC software design flows, " IEEE Signal Process. Mag., vol. 26, no. 6, pp. 64-71, 2009.
38. N. Weng and T. Wolf, "Analytic modeling of network processors for parallel workload mapping, " ACM Trans. Embedded Comput. Syst., vol. 8, pp. 18:1-18:29, Apr. 2009.
39. S. Chakraborty, S. Kunzli, and L. Thiele, "A general framework for analyzing system properties in platform-based embedded system designs, " in Proc. Conf. Design, Autom. Test in Europe (DATE'03), Washington, DC, 2003, p. 10190.
40. W. Haid, M. Keller, K. Huang, I. Bacivarov, and L. Thiele, "Generation and calibration of compositional performance analysis models for multi-processor systems, " in Proc. 9th Int. Conf. Syst., Architectures, Modeling Simulation (SAMOS'09), Piscataway, NJ, 2009, pp. 92-99.
41. K. Huang, I. Bacivarov, J. Liu, and W. Haid, "A modular fast simulation framework for stream-oriented MPSoC, " in Proc. IEEE Symp. Ind. Embedded Systems (SIES), Ecole Polytechnique Fédérale de Lausanne, Lausanne, Switzerland, 2009, pp. 74-81.
42. S. Kwon et al., "A retargetable parallel-programming framework for MPSoC, " ACM Trans. Des. Autom. Electron. Syst., vol. 13, pp. 1-18, 2008.
43. H. Nikolov, "System-level design methodology for streaming multiprocessor embedded systems, " Ph. D. dissertation, Universiteit Leiden, Leiden, The Netherlands, 2009.
44. S. Verdoolaege, H. Nikolov, and T. Stefanov, "PN: A Tool for improved derivation of process networks, " EURASIP J. Embedded Syst., vol. 2007, no. 1, pp. 19-19, 2007.