Task management in MPSoCs: An ASIP approach

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2009, Pages 587-594

  Castrillon, Jeronimo ^a   Zhang, Diandian ^a   Kempf, Torsten ^a   Vanthournout, Bart ^b   Leupers, Rainer ^a   Ascheid, Gerd ^a  

^a RWTH AACHEN UNIVERSITY   (Germany)

^b CoWare Inc ^*  (Belgium)

Author keywords

ASIP; Embedded systems; MPSoC scheduling and mapping

Indexed keywords

ANALYTICAL EVALUATION; APPLICATION SPECIFIC INSTRUCTION-SET PROCESSOR; ASIP; FAST SYSTEMS; FORMAL MODEL; HETEROGENEOUS SYSTEMS; LOW LEVEL; MANY CORE; MPSOC SCHEDULING AND MAPPING; MULTI-TASK PROGRAMMING; MULTIPROCESSOR-SYSTEM; SYNTHETIC BENCHMARK; TASK MANAGEMENT;

ABSTRACTING; APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; FIRMWARE; MAPPING; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; PROGRAM COMPILERS; SCHEDULING;

EMBEDDED SYSTEMS;

EID: 76349121767     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (31)

1. ARM. AMBA System Architecture. http://www.arm.com/products/solutions/.
2. ARM. ARM MPCore Technology. http://www.arm.com/products/CPUs/ARMCortex-A9 MPCore.html.
3. Atmel. Diopsis, D940. http://www.atmelroma.it.
4. S. Bertozzi, A. Acquaviva, D. Bertozzi, and A. Poggiali. Supporting task migration in multi-processor systems-on-chip: a feasibility study. In DATE '06, 2006.
5. C. Meenderinck, A. Azevedo, M. Alvarez, B. Juurlink, and A. Ramirez. Parallel Scalability of H.264. In MULTIPROG Workshop, Jan 2008.
6. W. Cesário and et al. Component-based design approach for multicore socs. In DAC '02: Proceedings of the 39th conference on Design automation. ACM, 2002.
7. CoWare. CoWare Platform Creator. http://www.coware.com/products/ platformarchitect.php.
8. CoWare. CoWare Processor Designer. http://www.coware.com/products/ processordesigner.php.
9. P. Goyal, X. Guo, and H. M. Vin. A hierarchical cpu scheduler for multimedia operating systems. In Proceedings, 2nd OSDI'96 Symposium, Seattle, Washington, October 1996, 1996.
10. R. A. Hankins and et al. Multiple Instruction Stream Processor. SIGARCH Comp. Arch. News, 34(2), 2006.
11. IBM. The Cell project. http://www.research.ibm.com/cell/.
12. P. Ienne and R. Leupers. Customizable Embedded Processors: Design Technologies and Applications (Systems on Silicon). Morgan Kaufmann Pub. Inc., 2006.
13. Intel. Intel Multi-core Technology. http://www.intel.com/multi-core/ index.htm.
14. T. Kogel and et al. Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms. Springer-Verlag New York, Inc., 2006.
15. P. Kohout, B. Ganesh, and B. Jacob. Hardware Support for Real-Time Operating Systems. In CODES+ISSS '03. ACM, 2003.
16. S. Kumar, C. J. Hughes, and A. Nguyen. Carbon: Architectural Support for Fine-Grained Parallelism on Chip Multiprocessors. SIGARCH Comp. Arch. News, 35(2), 2007.
17. E. Lee and D. Messerschmitt. Synchronous data flow. In Proceedings of the IEEE, volume 75, 1987.
18. E. A. Lee and A. Sangiovanni-Vincentelli. Comparing Models of Computation. In ICCAD '96: Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, Washington, DC, USA, 1996. IEEE Computer Society.
19. J. Lee, V. J. Mooney, III, A. Daleby, K. Ingström, T. Klevin, and L. Lindh. A comparison of the rtu hardware rtos with a hardware/software rtos. In ASPDAC: Proceedings of the 2003 conference on Asia South Pacific design automation, pages 683-688. ACM, 2003.
20. H. M. Levy. Capability-Based Computer Systems, chapter The Intel iAPX 432, pages 159-186. Butterworth-Heinemann, 1984.
21. T. Limberg, B. Ristau, and G. Fettweis. A Real-Time Programming Model for Heterogeneous MPSoCs. In SAMOS, 2008.
22. M. Lippett. An IP Core Based Approach to the On-Chip Management of Heterogeneous SoCs. IP/SOC, 2004.
23. Z. Murtaza, S. Khan, A. Rafique, K. Bajwa, and U. Zaman. Silicon Real Time Operating System for Embedded DSPs. ICET '06, Nov. 2006.
24. A. C. Nácul, F. Regazzoni, and M. Lajolo. Hardware scheduling support in smp architectures. In DATE '07, San Jose, CA, USA. EDA Consortium.
25. T. Nakano, A. Utama, M. Itabashi, A. Shiomi, and M. Imai. Hardware Implementation of a Real-Time Operating System. In Proceedings of TRON '95, 1995.
26. S. Park, D. sun Hong, and S.-I. Chae. A Hardware Operating System Kernel for Multi-Processor Systems. IEICE, 5(9), 2008.
27. H. Seidel. A Task-level Programmable Processor. WiKu, 2006.
28. T. Straumann. Open source real time operating systems overview. CoRR, cs.OS/0111035, 2001.
29. Synopsys. Synopsys Design Compiler. http://www.synopsys.com/products/ logic/design compiler.html.
30. Synopsys. Synopsys PrimeTime. http://www.synopsys.com/Tools/ Implementation/SignOff/Pages/PrimeTime.aspx.
31. Texas Instruments. TI OMAP. http://focus.ti.com/docs/prod/folders/print/ omap3530.