Design automation framework for application-specific logic-in-memory blocks

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2012, Pages 125-132

  Zhu, Qiuling ^a   Vaidyanathan, Kaushik ^a   Shacham, Ofer ^b   Horowitz, Mark ^b   Pileggi, Larry ^a   Franchetti, Franz ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b Stanford University   (United States)

Author keywords

Application specific Logic in Memory; Design Automation; Hardware Synthesis; Interpolation; Tomographic Reconstruction

Indexed keywords

APPLICATION-SPECIFIC LOGIC-IN-MEMORY; ARITHMETIC LOGIC; DESIGN AUTOMATIONS; DESIGN METHODOLOGY; EMBEDDED MEMORIES; END-TO-END DESIGN; HARDWARE SYNTHESIS; MEDICAL IMAGE RECONSTRUCTION; MEMORY BLOCKS; ORDERS OF MAGNITUDE; PHYSICAL MEMORY; TOMOGRAPHIC RECONSTRUCTION;

COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; COMPUTERIZED TOMOGRAPHY; ENERGY UTILIZATION; MEDICAL IMAGE PROCESSING;

INTERPOLATION;

EID: 84870751809     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2012.21     Document Type: Conference Paper

References (22)

1. International technology roadmap for semiconductors. 2010.
2. I. Agi, P. J. Hurst, and K. W. Current. An image processing ic for backprojection and spatial histogramming in a pipelined array. IEEE Journal of Solid-State Circuits, 28(3):210-221, 1993.
3. K. A. Atkinson. An Introduction to Numerical Analysis. John Wiley and Sons, 1988.
4. D. Brooks and V. Tiwari. Wattch: a framework for architectural-level power analysis and optimizations. Proc.ISCA, 2000.
5. W. Carrara, R. Goodman, and R. Majewski. Spotlight Synthetic Aperture Radar: Signal Processing Algorithms. Artech House, 1995.
6. C. Chen, Z. Cho, and C. Wang. A fast implementation of the incremental backprojection algorithms for parallel beam geometries. IEEE Transactions on nuclear science, 43(6):3328-3334, 1996.
7. [online] http://genesis2.stanford.edu/mediawiki/index.php.
8. [online] http://genesis.web.ece.cmu.edu/gui/.
9. D. J. and de Dinechin F. Floating-point trigonometric functions for fpgas. Field Programmable Logic and Applications, 2007.
10. P. M. Kogge, T. Sunaga, H. Miyataka, K. Kitamura, and E. Retter. Combined DRAM and logic chip for massively parallel systems. Advanced Research in VLSI, 1995.
11. E. Meijering. A chronology of interpolation: From ancient astronomy to modern signal and image processing. Proceedings of the IEEE, pages 319-342, 2002.
12. D. Morris, V. Rovner, L. Pileggi, A. Strojwas, and K. Vaidyanathan. Enabling application-specific integrated circuits on limited pattern constructs,. Symp. VLSI Technology, June 2010.
13. D. Morris, K. Vaidyanathan, N. Lafferty, K. Lai, L. Liebmann, and L. Pileggi. Design of embedded memory and logic based on pattern constructs,. Symp. VLSI Technology, June 2011.
14. Y. Murachi, T. Kamino, J. Miyakoshi, H. Kawaguchi, and M. Yoshimoto. A power-efficient sram core architecture with segmentation-free and rectangular accessibility for super-parallel video processing. IEICE Tech. Rep., 107(382):47-52, 2007.
15. A. Noetzel. An interpolating memory unit for function evaluation: Analysis and design. IEEE Trans. Computers, 38(3):377-384, 1989.
16. G. Nordin, P. Milder, J. Hoe, and M. Püschel. Automatic generation of customized discrete fourier transform IPs. Design Automation Conference (DAC), 2005.
17. O. Shacham. Chip multiprocessor generator: automatic generation of custom and heterogeneous compute platforms,. PhD Thesis, Stanford, 2011.
18. O. Shacham, O. Azizi, and M. Horowitz. Rethinking digital design: Why design must change. IEEE Micro, 30(6):9-24, 2010.
19. L. Williams. Pyramidal parametrics. Computer Graphics, 17(3), 1983.
20. G. Wolberg. Digital Image Warping (Systems). IEEE Computer Society Press, 1990.
21. Q. Zhu, C. R. Bergery, E. L. Turnerz, L. Pileggi, and F. Franchetti. Polar format synthetic aperture radar in energy efficient application-specific logic-in-memory. Proc. International Conference on Acoustics, Speech, and Signal Processing (ICASSP), 2012.
22. Q. Zhu, E. L. Turnerz, C. R. Bergery, L. Pileggi, and F. Franchetti. Application-specific logic-in-memory for polar format synthetic aperture radar. Proc. High Performance Embedded Computing (HPEC), 2011.