Floating-point trigonometric functions for FPGAs

Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2007, Pages 29-34

  Detrey, Jérémie ^a   De Dinechin, Florent ^a  

^a UNIV LYON   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COSINE FUNCTIONS; CURRENT PROCESSORS; DEDICATED HARDWARES; ELEMENTARY FUNCTIONS; MATHEMATICAL LIBRARIES; OPTIMISATION; PROGRAMMABLE CIRCUITS; SMALL SIZES; STANDARD SOFTWARES; STILL MISSING; TRIGONOMETRIC FUNCTIONS;

DIGITAL ARITHMETIC; ERROR ANALYSIS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FUNCTION EVALUATION; MATHEMATICAL OPERATORS; PROBABILITY DENSITY FUNCTION;

FUNCTIONS;

EID: 48149105658     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2007.4380621     Document Type: Conference Paper

References (22)

1. N. Shirazi, A. Walters, and P. Athanas, "Quantitative analysis of floating point arithmetic on FPGA based custom computing machine," in FPGAs for Custom Computing Machines. IEEE, 1995, pp. 155-162.
2. J. Dido, N. Geraudie, L. Loiseau, O. Payeur, Y. Savaria, and D. Poirier, "A flexible floating-point format for optimizing data-paths and operators in FPGA based DSPs," in Field-Programmable Gate Arrays. ACM, 2002, pp. 50-55.
3. P. Belanović and M. Leeser, "A library of parameterized floating-point modules and their use," in Field Programmable Logic and Applications, ser. LNCS, vol. 2438. Springer, 2002, pp. 657-666.
4. B. Lee and N. Burgess, "Parameterisable floating-point operators on FPGAs," in 36th Asilomar Conference on Signals, Systems, and Computers, 2002, pp. 1064-1068.
5. J. Detrey and F. de Dinechin, "A tool for unbiased comparison between logarithmic and floating-point arithmetic," Journal of VLSI Signal Processing, 2007, to appear.
6. G. Lienhart, A. Kugel, and R. Männer, "Using floating-point arithmetic on FPGAs to accelerate scientific N-body simulations," in FPGAs for Custom Computing Machines. IEEE, 2002.
7. M. deLorimier and A. DeHon, "Floating-point sparse matrix-vector multiply for FPGAs," in Field-Programmable Gate Arrays. ACM, 2005, pp. 75-85.
8. Y. Dou, S. Vassiliadis, G. K. Kuzmanov, and G. N. Gaydadjiev, "64-bit floating-point FPGA matrix multiplication," in Field-Programmable Gate Arrays. ACM, 2005, pp. 86-95.
9. J. Detrey and F. de Dinechin, "A parameterized floating-point exponential function for FPGAs," in Field-Programmable Technology. IEEE, Dec. 2005.
10. _, "A parameterizable floating-point logarithm operator for FPGAs," in 39th Asilomar Conference on Signals, Systems & Computers. IEEE, 2005.
11. G. Paul and M. W. Wilson, "Should the elementary functions be incorporated into computer instruction sets?" ACM Transactions on Mathematical Software, vol. 2, no. 2, pp. 132-142, June 1976.
12. P. T. P. Tang, "Table lookup algorithms for elementary functions and their error analysis," in 10th Symposium on Computer Arithmetic. IEEE, June 1991.
13. J.-M. Muller, Elementary Functions, Algorithms and Implementation, 2nd ed. Birkhäuser, 2006.
14. P. Markstein, IA-64 and Elementary Functions: Speed and Precision, ser. Hewlett-Packard Professional Books. Prentice Hall, 2000.
15. F. Ortiz, J. Humphrey, J. Durbano, and D. Prather, "A study on the design of floating-point functions in FPGAs," in Field Programmable Logic and Applications, ser. LNCS, vol. 2778. Springer, Sept. 2003, pp. 1131-1135.
16. C. Doss and R. L. Riley, Jr., "FPGA-based implementation of a robust IEEE-754 exponential unit," in Field-Programmable Custom Computing Machines. IEEE, 2004, pp. 229-238.
17. J. Detrey and F. de Dinechin, "Table-based polynomials for fast hardware function evaluation," in Application-specific Systems, Architectures and Processors. IEEE, 2005, pp. 328-333.
18. K. C. Ng, "Argument reduction for huge arguments: good to the last bit," SunPro, Mountain View, CA, USA, Technical Report, July 1992.
19. M. Daumas, C. Mazenc, X. Merrheim, and J. M. Muller, "Modular range reduction: A new algorithm for fast and accurate computation of the elementary functions," Journal of Universal Computer Science, vol. 1, no. 3, pp. 162-175, Mar. 1995.
20. J. Villalba, T. Lang, and M. A. Gonzalez, "Double-residue modular range reduction for floating-point hardware implementations," IEEE Transactions on Computers, vol. 55, no. 3, pp. 254-267, Mar. 2006.
21. F. de Dinechin and V. Lefèvre, "Constant multipliers for FPGAs," in Parallel and Distributed Processing Techniques and Applications, 2000, pp. 167-173.
22. J. Detrey, F. de Dinechin, and X. Pujol, "Return of the hardware floating-point elementary function," in 18th Symposium on Computer Arithmetic. IEEE, June 2007.