Automatic generation of customized discrete Fourier transform IPs

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 471-474

  Nordin, Grace ^a   Milder, Peter A ^a   Hoe, James C ^a   Püschel, Markus ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Design generator; Discrete Fourier transform; FPGA; IP

Indexed keywords

COST EFFECTIVENESS; DIGITAL SIGNAL PROCESSING; DISCRETE FOURIER TRANSFORMS; FIELD PROGRAMMABLE GATE ARRAYS; HARDWARE; OPTIMIZATION; RESOURCE ALLOCATION;

DESIGN GENERATOR; IP; TIME-SAVING RESOURCES;

NETWORK PROTOCOLS;

EID: 27944481292     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dac.2005.193855     Document Type: Conference Paper

References (6)

1. S. Choi, R. Scrofano, V. K. Prasanna, and J.-W. Jang. Rnergy-efficient signal processing using FPGAs. In Proc. International Symposium on Field Programmable Gate Arrays, 2003.
2. P. Kumhom, J. Johnson, and P. Nagvajara. Design, optimization, and implementation of a universal FFT processor. In Proc. 13th IEEE ASIC/SOC Conference, 2000.
3. Spiral project, www.spiral.net.
4. J. Takala, T. Jarvinen, P. Salmela, and D. Akopian. Multi-port interconnection networks for radix-r algorithms. In Proc. IEEE Intl. Conf. Acoustics, Speech, Signal Processing, 2001.
5. C. Van Loan. Computational Framework of the Fast Fourier Transform. SIAM, 1992.
6. Xilinx, Inc. Xilinx LogiCore: Fast Fourier Transform v3.1, November 2004.