Towards power-efficient smartphones by energy-aware dynamic task scheduling

Proceedings of the 14th IEEE International Conference on High Performance Computing and Communications, HPCC-2012 - 9th IEEE International Conference on Embedded Software and Systems, ICESS-2012

Volumn , Issue , 2012, Pages 1466-1472

  Qiu, Meikang ^a   Chen, Zhi ^a   Yang, Laurence T ^b   Qin, Xiao ^c   Wang, Bin ^d  

^a UNIVERSITY OF KENTUCKY   (United States)

^b ST FRANCIS XAVIER UNIVERSITY   (Canada)

^c AUBURN UNIVERSITY   (United States)

^d Wright State University   (United States)

Author keywords

critical path; DVS; dynamic scheduling; real time; Smartphone

Indexed keywords

BATTERY LIFE; CRITICAL PATHS; CRITICAL TECHNIQUE; DVS; DYNAMIC SCHEDULING; DYNAMIC TASK SCHEDULING; DYNAMIC VOLTAGE SCALING; ENERGY AWARE; FORM FACTORS; GRAND CHALLENGE; ON THE FLIES; POWER EFFICIENT; POWER MANAGEMENTS; REAL-TIME; SCHEDULING METHODS; SUPPLY VOLTAGES; TIME CONSTRAINTS; TOTAL ENERGY CONSUMPTION;

APPROXIMATION THEORY; EMBEDDED SOFTWARE; ENERGY UTILIZATION; MULTITASKING; SMARTPHONES; VOLTAGE STABILIZING CIRCUITS;

SCHEDULING ALGORITHMS;

EID: 84870415676     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCC.2012.214     Document Type: Conference Paper

References (19)

1. http://www.imgtec.com.
2. P. Pillai and K. G. Shin, "Real-time dynamic voltage scaling for low-power embedded operating systems," in SOSP, Oct. 2001, pp. 89-102.
3. T. D. Burd, T. A. Pering, A. J. Stratakos, and R. W. Brodersen, "A dynamic voltage scaled microprocessor system," IEEE Journal of Solid-State Circuits, vol. 35, no. 11, pp. 1571-1580, Nov. 2000.
4. M. Qiu, L. T. Yang, Z. Shao, and E. H.-M. Sha, "Dynamic and leakage energy minimization with soft real-time loop scheduling and voltage assignment," IEEE TVLSI, vol. 18, no. 3, pp. 501-504, Mar. 2010.
5. M. Qiu, C. Xue, Z. Shao, and E. H.-M. Sha, "Energy minimization with soft real-time and DVS for uniprocessor and multiprocessor embedded systems," in IEEE/ACM DATE, Acropolis, Nice, France, Apr. 2007.
6. W. Yuan and K. Nahrstedt, "Energy-efficient soft real-time cpu scheduling for mobile multimedia systems," in SOSP, Oct. 2003, pp. 149-163.
7. M. Qiu, E. H.-M. Sha, M. Liu, M. Lin, S. Hua, and L. T. Yang, "Energy minimization with loop fusion and multi-functional-unit scheduling for multidimensional DSP," JPDC, vol. 68, no. 4, pp. 443-455, Apr. 2008.
8. F. Gruian, "Hard real-time scheduling for low-energy using stochastic data and DVS processors," in ISLPED, Aug. 2001, pp. 46-51.
9. J. R. Lorch and A. J. Smith, "Improving dynamic voltage scaling algorithms with PACE," in SIGMETRICS, Jun. 2001, pp. 50-61.
10. J. Luo and N. K. Jha, "Static and dynamic variable voltage scheduling algorithms for real-time heterogeneous distributed embedded systems," in ASP-DAC, Jan. 2002, pp. 719-726.
11. M. Qiu and E. H.-M. Sha, "Cost minimization while satisfying hard/soft timing constraints for heterogeneous embedded systems," ACM TODAES, vol. 14, no. 2, Article 25, pp. 1-30, Mar. 2009, (TODAES 2011 Best Paper Award).
12. M. Qiu, Z. Jia, C. Xue, Z. Shao, and E. H.-M. Sha, "Voltage assignment with guaranteed probability satisfying timing constraint for real-time multiproceesor DSP," Journal of Signal Processing Systems (JSPS), vol. 46, no. 1, pp. 55-73, Jan. 2007.
13. F. Lin, Z. Wang, R. Likamwa, and L. Zhong, "Transparent programming of heterogeneous smartphones for sensing," Technical Report 0310-2011, Rice University, Tech. Rep., March 2011.
14. X. Li, P. J. Ortiz, J. Browne, D. Franklin, and J. Y. Oliver, et al, "Smartphone evolution and reuse: Establishing a more sustainable model," in ICPPW, Sep, 2010, pp. 476-484.
15. Z. Wang and X. S. Hu, "Energy-aware variable partitioning and instruction scheduling for multibank memory architectures," ACM TODAES, vol. 10, no. 2, pp. 369-388, Apr. 2005.
16. R. Mishra, N. Rastogi, D. Zhu, D. Mosse, and R. Melhem, "Energy aware scheduling for distributed real-time systems," in IEEE IPDPS, Apr. 2003.
17. Y. Liu, B. Veeravalli, and S. Viswanathan, "Critical-path based low-energy scheduling algorithms for body area network systems," in IEEE RTCSA, Aug, 2007, pp. 301-308.
18. S. Martin, K. Flautner, T. Mudge, and D. Blaauw, "Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads," in IEEE/ACM ICCAD, 2002, pp. 721-725.
19. J. Park, D. Shin, N. Chang, and M. Padram, "Accurate modeling and calculation of delay and energy overheads of dynamic voltage scaling in modern high-performance microprocessors," in ACM ISLPED, Aug. 2010, pp. 419-424.