Dynamic and leakage energy minimization with soft real-time loop scheduling and voltage assignment

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 18, Issue 3, 2010, Pages 501-504

  Qiu, Meikang ^a   Yang, Laurence T ^b   Shao, Zili ^c   Sha, Edwin H M ^d  

^a UNO College of Engineering   (United States)

^b ST FRANCIS XAVIER UNIVERSITY   (Canada)

^c HONG KONG POLYTECHNIC UNIVERSITY   (Hong Kong)

^d The University of Texas at Dallas   (United States)

Author keywords

Assignment; Dynamic voltage scaling (DVS); Leakage power; Loop scheduling; Real time

Indexed keywords

ADAPTIVE BODY BIASING; DIGITAL SYSTEM; DYNAMIC VOLTAGE SCALING; ENERGY SAVING; FEATURE SIZES; INTEGER LINEAR PROGRAMMING; LEAKAGE ENERGIES; LEAKAGE POWER; LOOP SCHEDULING; POWER CONSUMPTION; POWER MODEL; SIMULATION RESULT; SOFT REAL TIME; TOTAL POWER CONSUMPTION; VOLTAGE ASSIGNMENT; VOLTAGE TRANSITION;

DIGITAL SIGNAL PROCESSORS; ENERGY DISSIPATION; INTEGER PROGRAMMING; LINEARIZATION; OPTIMIZATION; SCHEDULING ALGORITHMS; SIGNAL PROCESSING;

VOLTAGE STABILIZING CIRCUITS;

EID: 77649188805     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2008.2010941     Document Type: Article

References (12)

1. P. Huang and S. Ghiasi, "Leakage-aware intraprogram voltage scaling for embedded processors," in Proc. DAC, 2006, pp. 364-369.
2. Y. Zhang, X. Hu, and D. Z. Chen, "Task scheduling and voltage selection for energy minimization," in Proc. DAC, 2002, pp. 183-188.
3. D. Duarte, N. Vijaykrishnan, M. J. Twin, H.-S. Kim, and G. McFarland, "Impact of scaling on the effectiveness of dynamic power reduction schemes," in Proc. ICCD, 2002, pp. 382-387.
4. S. Martin, K. Flautner, T. Mudge, and D. Blaauw, "Combined DVS and ABB for lower power microprocessors under dynamic workloads," in Proc. ICCAD, 2002, pp. 721-725.
5. S. Hua, G. Qu, and S. S. Bhattacharyya, "Energy reduction techniques for multimedia applications with tolerance to deadline misses," in Proc. DAC, 2003, pp. 131-136.
6. T. Tia, Z. Deng, M. Shankar, M. Storch, J. Sun, L. Wu, and J. Liu, "Probabilistic performance guarantee for real-time tasks with varying computation times," in Proc. RTAS, 1995, pp. 164-173.
7. L.-F. Chao, A. LaPaugh, and E. H.-M. Sha, "Rotation scheduling: A loop pipelining algorithm," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 16, no. 3, pp. 229-239, Mar. 1997.
8. R. Jejurikar, C. Pereira, and R. Gupta, "Leakage aware DVS for realtime embedded systems," in Proc. DAC, 2004, pp. 275-280.
9. H. Veendrick, "Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits," IEEE J. Solid-State Circuits, vol. SSC-19, no. 4, pp. 468-473, Aug. 1984.
10. C. E. Leiserson and J. B. Saxe, "Retiming synchronous circuitry," Algorithmica, vol. 6, no. 1, pp. 5-35, 1991.
11. M. Qiu, Z. Jia, C. Xue, Z. Shao, and E. H.-M. Sha, "Voltage assignment with guaranteed probability satisfying timing constraint for real-time multiproceesor DSP," J. VLSI Signal Process. Syst., vol. 46, no. 1, pp. 55-73, Jan. 2007.
12. T. Burd, "Energy-efficient processor system design," Ph.D. dissertation, Dept. Elect. Eng. Comput. Sci., Univ. California, Berkeley, May 2000.