Energy-aware variable partitioning and instruction scheduling for multibank memory architectures

ACM Transactions on Design Automation of Electronic Systems

Volumn 10, Issue 2, 2005, Pages 369-388

  Wang, Zhong ^a,b   Hu, Xiaobo Sharon ^a,b  

^a UNIVERSITY OF NOTRE DAME   (United States)

^b University of Notre Dame   (United States)

Author keywords

Instruction scheduling; Multiple memory banks; Nonorthogonal architecture; Operating mode; Parallelism and serialism balance; Runtime and energy saving tradeoff

Indexed keywords

EID: 30544441853     PISSN: 10844309     EISSN: 10844309     Source Type: Journal    
DOI: 10.1145/1059876.1059885     Document Type: Review

References (23)

1. AUSIELLO, G., CRESCENZI, P., GAMBOSI, G., KANN, V., MARCHETTI-SPACCAMELA, A., AND PROTASI, M. 1999. Complexity and Approximation. Springer Verlag, Berline, Germany.
2. BENINI, L., MACH, A., AND PONCINO, M. 2000. A recursive algorithm for low-power memory partitioning. In Proceedings of the International Symposium on Low Power Electronics and Design. 78-83.
3. CATTHOOR, F., WUYTACK, S., GREEF, E., BALASA, F., NACHTERGAELE, L., AND VANDECAPPELLE, A. 1998. Custom Memory Management Methodology - Exploration of Memory Organization for Embedded Multimedia System. Kluwer Academic Publishers, Dordrecht, The Netherlands.
4. CHO, J., PAEK, Y., AND WHALLEY, D. 2002. Efficient register and memory assignment for nonorthogonal architectures via graph coloring and MST algorithms. In Proceedings of the ACM Joint Conference LCTES-SCOPES (Berlin, Germany). 130-138.
5. DELALUZ, V., M. KANDEMIR, N. V., SIVASUBRAMANIAM, A., AND IRWIN, M. J. 2001. Hardware and software techniques for controlling DRAM power modes. IEEE Trans. Comput. 50, 11 (Nov.), 1154-1173.
6. DELALUZ, V., SIVASUBRAMANIAM, A., KANDEMIR, M., VIJAYKRISHNAN, N., AND IRWIN, M. J. 2002. Scheduling techniques for embedded systems: Scheduler-based DRAM energy management. In Proceedings of the 39th Conference on Design Automation. 697-702.
7. DESOLI, G. 1998. Instruction assignment for clustered VLIW DSP compilers: A new approach. Tech. Rep. HPL-98-13. Hewlett-Packard Company, Palo alto, CA.
8. GOLDSCHMIDT, O. AND HOCHBAUM, D. S. 1998. Polynomial algorithm for the k-cut problem. In Proceedings of the 29th Annual Symposium on the Foundations of Computer Science. 444-451.
9. JUNG, S. AND PAEK, Y. 2001. The very portable optimizer for digital signal processors. In Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems. 84-92.
10. LEUPERS, R. AND KOTTE, D. 2001. Variable partitioning for dual memory bank DSPS. In Proceedings of ICASSP.
11. LORENZ, M., KOTTMANN, D., BASHFROD, S., LEUPERS, R., AND MARWEDEL, P. 2001. Optimized address assignment for DSPS with SIMD memory accesses. In Proceedings of the Asia South Pacific Design Automation Conference (ASP-DAC, Yokohama, Japan). 415-420.
12. LU, Y. H., BENINI, L., AND MICHELI, G. D. 2000. Low-power task scheduling for multiple devices. In Proceedings of the 8th International Workshop on Hardware / Software Codesign. 39-43.
13. LUZ, V. D. L., KANDEMIR, M., AND KOLCU, I. 2002. Memory management and address optimization in embedded systems: Automatic data migration for reducing energy consumption in multi-bank memory systems. In Proceedings of the 39th Conference on Design Automation. 213-218.
14. MICRON. 1999. 1mb syncburst SRAM data sheet. Micron Technology Inc., Boise, ID. Website: www.micron.com.
15. PRIM, R. 1957. Shortest connection networks and some generalizations. Bell Syst. Tech. J. 36, 6.
16. RAMBUS. 1999. 128/144-mbit direct RDRAM data sheet. Rambus Inc., Losaltos, CA. Website: www.rambus.com.
17. SAGHIR, M., CHOW, P., AND LEE, C. 1996. Exploiting dual data-memory banks in digital signal processors. In Proceedings of the 7th International Conference on Architecture Support for Programming Language and Operating Systems. 234-243.
18. SUDARSANAM, A. AND MALIK, T. S. 2000. Simultaneous reference allocation in code generation for dual data memory bank asips. ACM Trans. Des. Automat. Electron. Syst. 5, 2, 242-264.
19. WANG, Z. AND HU, X. S. 2004. Variable partitioning and scheduling for multiple memory banks. Tech. rep. CSE Dept., University of Notre Dame, Notre Dame, IN.
20. WUYTACK, S., CATTHOOR, F., JONG, G. D., AND MAN, H. D. 1999. Minimizing the required memory bandwidth in VLSI system realizations. IEEE Trans. VLSI Syst. 7, 4 (Dec.), 433-441.
21. ZEITHOFER, T. AND WESS, B. 2001. Integrated scheduling and register assignment for VLIW-DSP architectures. In Proceedings of the 14th Annual IEEE International ASIC/SOC Conference. 339-343.
22. ZHUGE, Q., XIAO, B., AND SHA, E. H.-M. 2001. Exploring variable partitioning in dual data-memory bank processors. In Proceedings of the 34th International Symposium on Micro-Architecture (MICRO-34), the 3rd Workshop on Media and Streaming Processors (MSP-3 Workshop). 42-55.
23. ZIVOLJNOVIC, V., VELARDE, J., SCHAGER, C., AND MEYR, H. 1994. Dspstone - a DSP oriented bench-marking methodology. In Proceedings of the International Conference on Signal Processing Applications and Technology.