A closed-form analytical transient response model for on-chip distortionless interconnect

IEEE Transactions on Electron Devices

Volumn 59, Issue 12, 2012, Pages 3186-3192

  Liu, Tony C ^a   Kuo, James B ^b   Zhang, Shengdong ^a  

^a PEKING UNIVERSITY   (China)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Analytical model; distortionless; interconnect; signal integrity; transmission line

Indexed keywords

ANALYTICAL MODELS; ELECTRIC LINES; TRANSMISSION LINE THEORY;

CLOSED FORM; DISTORTIONLESS; INTERCONNECT; ON CHIPS; OUTPUT VOLTAGES; SIGNAL INTEGRITY; TRANSMISSION LINE EQUATIONS; TRANSMITTED SIGNAL;

TRANSIENT ANALYSIS;

EID: 84870302129     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2012.2215038     Document Type: Article

References (14)

1. J. D. Meindl, "Interconnect opportunities for gigascale integration," IEEE Micro, vol. 23, no. 3, pp. 28-35, May/Jun. 2003.
2. J. D. Meindl, "Beyond Moore's law: The interconnect era," Comput. Sci. Eng., vol. 5, no. 1, pp. 20-24, Jan./Feb. 2003.
3. J. A. Davis, R. Venkatesan, A. Kaloyeros, M. Beylansky, S. J. Souri, K. Banerjee, K. C. Saraswat, A. Rahman, R. Reif, and J. D. Meindl, "Interconnect limits on gigascale integration (GSI) in the 21st century," Proc. IEEE, vol. 89, no. 3, pp. 305-324, Mar. 2001.
4. H. Ito, J. Inoue, S. Gomi, H. Sugita, K. Okada, and K. Masu, "On-chip transmission line for long global interconnects," in IEDM Tech. Dig., 2004, pp. 677-680. (Pubitemid 40928383)
5. H. Chen, R. Shi, C. K. Cheng, and D. M. Harris, "Surfliner: A distortionless electrical signaling scheme for speed-of-light on-chip communications," in Proc. IEEE ICCD, 2005, pp. 497-502. (Pubitemid 44362436)
6. H. Zhu, R. Shi, H. Chen, C. K. Cheng, A. Deutsch, and G. Katopis, "Distortion minimization for packaging level interconnects," in Proc. IEEE EPEP, 2006, pp. 175-178.
7. H. Zhu, R. Shi, C. K. Cheng, and H. Chen, "Approaching speed-oflight distortionless communication for on-chip interconnect," in Proc. ASPDAC, 2007, pp. 684-689.
8. M. Hashimoto, J. Siriporn, A. Tsuchiya, H. Zhu, and C. K. Cheng, "Analytical eye-diagram model for on-chip distortionless transmission lines and its application to design space exploration," in Proc. IEEE CICC, 2007, pp. 869-872. (Pubitemid 351277118)
9. O. Heaviside, "Electromagnetic induction and its propagation," The Electrician XIX, vol. 19, no. 40, pp. 79-81, Jun. 1887.
10. T. Sakurai, "Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs," IEEE Trans. Electron Devices, vol. 40, no. 1, pp. 118-124, Jan. 1993. (Pubitemid 23631445)
11. J. A. Davis and J. D. Meindl, "Compact distributed RLC interconnect models-Part I: Single line transient, time delay, and overshoot expressions," IEEE Trans. Electron Devices, vol. 47, no. 11, pp. 2068-2077, Nov. 2000.
12. J. A. Davis and J. D. Meindl, "Compact distributed RLC interconnect models-Part II: Coupled line transient expressions and peak crosstalk in multilevel networks," IEEE Trans. Electron Devices, vol. 47, no. 11, pp. 2078-2087, Nov. 2000.
13. R. Venkatesan, J. A. Davis, and J. D. Meindl, "Compact distributed RLC interconnect models-Part III: Transients in single and coupled lines with capacitive load termination," IEEE Trans. Electron Devices, vol. 50, no. 4, pp. 1081-1093, Apr. 2003.
14. R. Venkatesan, J. A. Davis, and J. D. Meindl, "Compact distributed RLC interconnect models-Part IV: Unified models for time delay, crosstalk, and repeater insertion," IEEE Trans. Electron Devices, vol. 50, no. 4, pp. 1094-1102, Apr. 2003.