Regional cache organization for NoC based many-core processors

Journal of Computer and System Sciences

Volumn 79, Issue 2, 2013, Pages 175-186

  Ye, John M ^a   Cao, Man ^a   Qu, Zening ^a   Chen, Tianzhou ^a  

^a ZHEJIANG UNIVERSITY   (China)

Author keywords

Cache organization; Network on chip; On chip communication

Indexed keywords

CACHE MEMORY; MEMORY MANAGEMENT UNITS; PHYSICAL ADDRESSES; SERVERS; TRAFFIC CONGESTION;

CACHE ARCHITECTURE; CACHE ORGANIZATION; MANY-CORE PROCESSORS; MEMORY REFERENCES; NETWORK-ON-CHIP(NOC); ON CHIP COMMUNICATION; PROCESSING ELEMENTS; RESOURCE CONTENTION;

NETWORK-ON-CHIP;

EID: 84870301615     PISSN: 00220000     EISSN: 10902724     Source Type: Journal    
DOI: 10.1016/j.jcss.2012.05.002     Document Type: Article

References (15)

1. S. Kumar, A. Jantsch, J.P. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, A. Hemani, A network on chip architecture and design methodology, 2002, pp. 105-112, http://dx.doi.org/10.1109/ISVLSI.2002.1016885.
2. C. Kim, D. Burger, and S.W. Keckler An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches SIGPLAN Not. 37 10 2002 211 222 http://dx.doi.org/10.1145/605432.605420
3. X. Wang, G. Gan, J. Manzano, D. Fan, and S. Guo A quantitative study of the on-chip network and memory hierarchy design for many-core processor Proceedings of the 2008 14th IEEE International Conference on Parallel and Distributed Systems 2008 IEEE Computer Society Washington, DC, USA 689 696 http://dx.doi.org/10.1109/ICPADS.2008.18
4. K.J. Nesbit, N. Aggarwal, J. Laudon, and J.E. Smith Fair queuing memory systems MICRO 39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture 2006 IEEE Computer Society Washington, DC, USA 208 222 http://dx.doi.org/10.1109/MICRO.2006.24
5. M. Cekleov, and M. Dubois Virtual-address caches. Part 1: Problems and solutions in uniprocessors IEEE Micro 17 5 1997 64 71 http://dx.doi.org/10.1109/ 40.621215
6. M. Cekleov, and M. Dubois Virtual-address caches. 2. Multiprocessor issues IEEE Micro 17 6 1997 69 74 http://dx.doi.org/10.1109/40.641599
7. D. Tiwari, S. Lee, J. Tuck, and Y. Solihin Memory management thread for heap allocation intensive sequential applications Proceedings of the 10th MEDEA Workshop on MEmory Performance: DEaling with Applications, Systems and Architecture, MEDEA'09 2009 ACM New York, NY, USA 35 42 http://dx.doi.org/10. 1145/1621960.1621967
8. M.P.F. Fazzino, D. Patti, Noxim: Network-on-chip simulator, Tech. Rep., 2008, http://noxim.sourceforge.net.
9. P.M. Ortego, P. Sack, SESC: SuperESCalar simulator, Tech. Rep., 2004, http://iacoma.cs.uiuc.edu/~paulsack/sescdoc/.
10. J.P. Singh, A. Gupta, M. Ohara, E. Torrie, S.C. Woo, The SPLASH-2 programs: Characterization and methodological considerations, in: International Symposium on Computer Architecture, 1995, pp. 24-36, http://dx.doi.org/10.1109/ ISCA.1995.524546.
11. M. Monchiero, G. Palermo, C. Silvano, O. Villa, Exploration of distributed shared memory architectures for NoC-based multiprocessors, 2006, pp. 144-151, http://dx.doi.org/10.1109/ICSAMOS.2006.300821.
12. Y. Chou, B. Fahs, and S. Abraham Microarchitecture optimizations for exploiting memory-level parallelism SIGARCH Comput. Archit. News 32 2 2004 http://portal.acm.org/citation.cfm?id=1006708
13. M. Gschwind Chip multiprocessing and the cell broadband engine Proceedings of the 3rd Conference on Computing Frontiers, CF'06 2006 ACM New York, NY, USA 1 8 http://dx.doi.org/10.1145/1128022.1128023
14. S. Hong, and H. Kim An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness ISCA'09: Proceedings of the 36th Annual International Symposium on Computer Architecture 2009 ACM New York, NY, USA 152 163 http://dx.doi.org/10.1145/1555754.1555775
15. D. Abts, N.D. Enright Jerger, J. Kim, D. Gibson, and M.H. Lipasti Achieving predictable performance through better memory controller placement in many-core CMPs ISCA'09: Proceedings of the 36th Annual International Symposium on Computer Architecture 2009 ACM New York, NY, USA 451 461 http://dx.doi.org/ 10.1145/1555754.1555810