Exploration of distributed shared memory architectures for NoC-based multiprocessors

Proceedings - 2006 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2006

Volumn , Issue , 2006, Pages 144-151

  Monchiero, Matteo ^a   Palermo, Gianluca ^a   Silvano, Cristina ^a   Villa, Oreste ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; ELECTRONIC DATA INTERCHANGE; EMBEDDED SYSTEMS; MEMORY MANAGEMENT UNITS; MULTIPROCESSING SYSTEMS; NETWORK ARCHITECTURE; PHYSICAL ADDRESSES; PROGRAMMABLE LOGIC CONTROLLERS;

DISTRIBUTED SHARED MEMORY; EMBEDDED MULTIMEDIA; INTERCONNECT FABRICS; MULTIPROCESSOR SYSTEM-ON-CHIP PLATFORMS; NETWORKS ON CHIPS; ON-CHIP MULTIPROCESSOR; PARALLEL BENCHMARKS; SCALABLE COMMUNICATION;

NETWORK-ON-CHIP;

EID: 45149087010     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICSAMOS.2006.300821     Document Type: Conference Paper

References (23)

1. L. Benini and G. D. Micheli, "Networks on Chip: A New SoC Paradigm," IEEE Computer, vol. 35, no. 1, pp. 70-78, January 2002.
2. G. Palermo and C. Silvano, "PIRATE: A Framework for Power/Performance Exploration of Network-On-Chip Architectures," in Lecture Notes in Computer Science, vol. 3254, 2004, pp. 521-531.
3. M. Shalan and V. Mooney, "Hardware Support for Real-Time Embedded Multiprocessor System-on-a-Chip Memory Management," in Proceedings of CODES, May 2002, pp. 79-84.
4. V. Catalano, M. Monchiero, G. Palermo, C. Silvano, and O. Villa, "GRAPES: A Cycle-Based Design and Simulation Framework for Heterogeneous MPSoC," Politecnico di Milano, Tech. Rep. 45, 2006.
5. T. Li and W. H. Wolf, "Hardware/Software Co-Synthesis with Memory Hierarchies," IEEE Transactions on Computer, vol. 18, no. 10, pp. 1405-1417, November 1999.
6. S. Wuytack, J. da Silva, F. Catthoor, G. de Jong, and C. Ykman-Couvreur, "Memory Management for Embedded Network Applications," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 5, pp. 533-544, May 1999.
7. R. Banakar, S. Steinke, B. Lee, M. Balakrishnan, and P. Marwedel, "Scratchpad Memory: Design Alternative for Cache on-Chip Memory in Embedded Systems," in Proc. of CODES, 2002.
8. F. Angiolini, L. Benini, and A. Caprara, "Polynomial-Time Algorithm for on-Chip Scratchpad Memory Partitioning," in Proc. of CASES: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, 2003.
9. M. Kandemir and J. R. A. Choudhary, "Exploiting Shared Scratch Pad Memory Space in Embedded Multiprocessor Systems," in Proc. of DAC, 2002.
10. A. Molnos, M. Heijligers, S. Cotofana, and J. van Eijndhoven, "Compositional Memory Systems for Multimedia Communicating Tasks," in Proc. of DATE, 2005.
11. "Special Issue in Distributed Shared Memory Systems," Proceedings of IEEE, vol. 87, no. 3, pp. 397-532, March 1999.
12. E. V. Puttkamer, "A simple hardware buddy system memory allocator," IIEEE Transaction on Computers, vol. 24, no. 10, pp. 953-957, October 1975.
13. P. R. Wilson and et al., "Dynamic Storage Allocation: A Survey and Critical Review," in International Workshop on Memory Management, September, 1995, pp. 1-78.
14. J. M. Chang and E. F. Gehringer, "A high-performance memory allocator for object-oriented systems," vol. 45, no. 3, March 1996, pp. 106-111.
15. W. Srisa-an, C. D. Lo, and J. M. Chang, "A Hardware Implementation of Realloc Function," in Proceedings of WVLSI'99 IEEE Annual Workshop on VLSI, April, 1999, pp. 106-111.
16. J. M. Chang, W. Srisa-an, and C. D. Lo, "Introduction to DMMX (Dynamic Memory Management Extension)," in ICCD Workshop on Hardware Support for Objects and Micro architectures for Java, October, 1999, pp. 11-14.
17. M. Shalan and V. Mooney, "A Dynamic Memory Management Unit for Embedded Real-Time System-on-a-Chip," in Proceedings of CASES: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, November 2000, pp. 180-186.
18. M. Loghi and M. Poncino, "Exploring Energy/Performance Tradeoffs in Shared Memory MPSoC: Snoop-based Cache Coherence vs. Software Solutions," in Proceedings of DATE-05: Design Automation and Test in Europe Conference and Exhibition, 2005.
19. A. Sinha, N. Ickes, and A. Chandrakasan, "Instruction level and operating system profiling for energy exposed software," IEEE Transaction on VLSI, vol. 11, no. 6, pp. 1044-1057, December 2003.
20. P. Shivakumar and N. P. Jouppi, "CACTI 3.0: An Integrated Cache Timing, Power, and Area Model," HP Labs, Tech. Rep., 2001.
21. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, "The SPLASH-2 Programs: Characterization and Methodological Considerations," in Proc. of ISCA, 1995. [Online]. Available: citeseer.csail.mit.edu/ woo95splash.html
22. E. Artiaga, N. Navarro, X. Martorell, and Y. Becerra, "Implementing PARMACS Macros for Shared-Memory Multiprocessor Environments," UPC-DAC, Tech. Rep. UPC-DAC-1997-07, 1997. [Online]. Available: citeseer.csail.mit.edu/ artiaga97implementing.html
23. M. Coppola, R. Locatelli, G. Maruccia, L. Pieralisi, and A. Scandurra, "Spidergon: A Novel On-Chip Communication Network," in SOC 2004: International Symposium on System-on-Chip, November 2004.