메뉴 건너뛰기




Volumn 45, Issue 4, 2012, Pages 115-128

Integration of InGaAs channel n-MOS devices on 200mm Si wafers using the aspect-ratio-trapping technique

Author keywords

[No Author keywords available]

Indexed keywords

ASPECT RATIO; BUFFER LAYERS; CMOS INTEGRATED CIRCUITS; GALLIUM COMPOUNDS; GRAPHENE; III-V SEMICONDUCTORS; INDIUM PHOSPHIDE; MOS DEVICES; SEMICONDUCTING INDIUM; SEMICONDUCTING INDIUM GALLIUM ARSENIDE; SEMICONDUCTING INDIUM PHOSPHIDE; SEMICONDUCTOR ALLOYS; SEMICONDUCTOR QUANTUM WELLS; SILICON WAFERS; SUBSTRATES;

EID: 84869040528     PISSN: 19385862     EISSN: 19386737     Source Type: Conference Proceeding    
DOI: 10.1149/1.3700460     Document Type: Conference Paper
Times cited : (48)

References (17)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.