Low energy digital electronics for multimedia ubiquitous environments

WMSCI 2005 - The 9th World Multi-Conference on Systemics, Cybernetics and Informatics, Proceedings

Volumn 9, Issue , 2005, Pages 409-414

  Fukase, Masa Aki ^a   Sato, Tomoaki ^a  

^a HIROSAKI UNIVERSITY   (Japan)

Author keywords

Chip; Cryptography; Mobile; Multimedia; Processor; Ubiquitous

Indexed keywords

CHIP; MOBILE; MULTIMEDIA; PROCESSOR; UBIQUITOUS;

CRYPTOGRAPHY; CYBERNETICS; HARDWARE; INFORMATION SCIENCE; SPECIFICATIONS;

COMPUTER ARCHITECTURE;

EID: 84867381833     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (35)

1. D. Saha and A. Mukherjee, "Pervasive Computing: A Paradigm for the 21st Century," Computer Magazine, Vol. 36, No. 3, pp. 25-31, Mar. 2003.
2. P. H. W. Leong and I. K. H. Leung, "A Microcoded Elliptic Curve Processor Using FPGA Technology," IEEE Trans. on VLSI Syst, Vol. 10, No. 5, pp. 550-559, Oct. 2002.
3. M. Fukase, K. Progyana, and T. Nakamura, "Prototyping a Java-Embedded Multimedia Processor," IECON'01, pp. 2126-2130, Nov. 2001.
4. th NASA Symposium on VLSI Design, pp. 10.4.1-10.4.7, Mar. 2002.
5. P. Khondkar, M. Fukase, and T. Nakamura, "Designing a Floating-Point Unit for High-Level Language Integrated Media Processor," ICCIT, pp. 500-504, Dec. 2002.
6. P. Khondkar, M. Fukase, and T. Nakamura, "Design and Implementation Issues of Embedded Java Microprocessor," ICECE 2002, pp. 44-47, Dec. 2002.
7. P. Khondkar, M. Fukase, and T. Nakamura, "Enhancing Execution Bandwidth of Java-Embedded Processor," Information, Vol. 7, No. 2, pp. 215-225, Mar. 2004.
8. P. Khondkar, M. Fukase, C. Donizete Lima, and T. Nakamura, "An Architecture to Allow Intrinsic Concurrency on Java Processors for Embedded Systems," ibid, Vol. 7, No. 3, pp. 351-366, May 2004.
9. M. Fukase, K. Shioji, N. Imai, D. Murakami, and K. Mikuni, "An Experiment in the Design and Development of a Multimedia Processor for Mobile Computing," Technical Report of IEICE, Vol. 102, No. 400, pp. 13-18, Oct. 2002.
10. K. Mikuni, Y. Nakamura, and M. Fukase, "Architectural Aspects of Multimedia Mobile Processor Cores," Proc. of 2003 Tohoku-Section Joint Convention of Institutes of Electrical and Information Engineers, Japan, Aug. 2003.
11. Y. Nakamura, K. Mikuni, and M. Fukase, "Design Process of a Multimedia Mobile Processor Core," ibid.
12. K. Mikuni, Y. Nakamura, N. Imai, M. Fukase, and T. Sato, "Implementation of a Multimedia Mobile Processor," FIT2003, Sept. 2003.
13. Masa-aki Fukase, Yoshiki Nakamura, Ryo Akaoka, and Tomoaki Sato, "Development of a Multimedia Mobile Processor," Proc. of ISCIT 2004, pp. 672-677, Oct. 2004.
14. Z. Liu and M. Fukase, "An Application of a Random Number Generator," Workshop of IPS J Tohoku Branch, July 1999.
15. M. Fukase T. Oyama, and Z. Liu, "Endeavor in the Field of Random Sampling-Designing and Prototyping a Processor Suited for its Acceleration," Technical Report of IEICE, Vol. 102, No. 272, pp. 7-12, Aug. 2002.
16. M. Fukase and T. Sato, "Power Conscious Endeavor in Processors to Speed Up Random Sampling", Proc. of SCI2003, Vol. V, pp. 111-116, Jul. 2003.
17. A. Fukase, Y. Sato, M. Fukase, T. Sato, and T. Araki, "Cryptographic System by a Random Addressing-Accelerated Multimedia Mobile Processor," FIT2003, Sept. 2003.
18. M. Fukase, A. Fukase, Y. Sato, and T. Sato, "Cryptographic System by a Random Addressing-Accelerated Multimedia Mobile Processor," Proc. of SCI2004, Vol. II, pp. 174-179, Jul. 2004.
19. M. Fukase, A. Fukase, Y. Sato, and T. Sato, "Exploiting a Hardware Security-Embedded Multimedia Mobile Processor System and its Application," ITC-CSCC, pp. 7C3L-3-1-7C3L-3-4, Jul. 2004.
20. M. Fukase, Y. Sato, and T. Sato "Design of a Hardware Security-Embedded Multimedia Mobile Processor," Proc. of ISCIT 2004, pp. 362-367, Oct. 2004.
21. M. Fukase, Y. Sato, Y. Nakamura, R. Akaoka, and T. Sato, "Hardware Cryptography-Embedded Multimedia Mobile Processor," Technical Report of IEICE, Vol. 104, No. 735, (SIS2004-61), pp. 31-36, Mar. 2005.
22. Y. Sato, T. Sato, and M. Fukase, "Simultaneously Multithreaded Multimedia Mobile Processor Embedded with Hardware Cryptography," Social Information, Vol.14, No. 2, pp. 97-107, May 2005.
23. M. Fukase, "Design and Development of a Multimedia Processor Chip for Mobile Computing," Proc. of 2001 Workshop of the Joint Research Projects Promoted by Aomori Prefecture, p4, Jun. 2002.
24. U. J. Kapasi, S. Rixner, W. J. Dally, B. Khailany, J. H. Ahn, P. Mattson, J. D. Owens, "Programmable Stream Processors," Computer Magazine, Vol. 36, No. 8, pp. 54-62, Aug. 2003.
25. D. Burger et al., "Scaling to the End of Silicon with EDGE Architectures," Computer Magazine, Vol. 37, No. 7, pp. 44-55, Jul. 2004.
26. L. D. Paulson, "Reversible Computing May Improve Mobile Performance," Computer Magazine, Vol. 37, No. 3, p. 21, Mar. 2004.
27. S. Wang and S. K. Gupta, "DS-LFSR: A BIST TPG for Low Switching Activity," IEEE Trans. on CAD of IC and Syst., Vol. 21, No. 7, pp. 842-851, July 2002.
28. D. Kagaris, "Linear Dependencies in Extended LFSMs," IEEE Trans. on CAD of IC and Syst., Vol. 21, No. 7, pp. 852-859, Jul. 2002.
29. th NASA Symposium on VLSI Design, pp. 8.3.1-8.3.8, Mar. 2002.
30. M. Fukase, T. Sato, R. Egawa, and T. Nakamura, "Scaling up of Wave-Pipelines," Proc. of the Fourteenth International Conference on VLSI Design, pp. 439-445, Jan. 2001.
31. th SASIMI, pp. 351-356, Oct. 2001.
32. th NASA Symposium on VLSI Design, pp. 8.3.1-8.3.8, Mar. 2002.
33. R. Egawa, M. Fukase, T. Sato, and T. Nakamura, "Designing a 32-bit Wave-pipelined ALU," Proc. of ICCIT, pp. 490-494, Dec. 2002.
34. R. Egawa, M. Fukase, T. Sato, and T. Nakamura, "Could Wave Pipeline Overcome Commodity Pipelines?," Information, Vol. 7, No. 5, pp. 631-640, Sept. 2004.
35. M. Katoh, M Fukase, and T. Nakamura, "A Decoding Algorithm of BHC Code," The Science Reports of the Hirosaki University, Vol. 44, No. 1, pp. 119-123, Aug. 1997.