Development of a multimedia mobile processor

IEEE International Symposium on Communications and Information Technologies: ISCIT 2004

Volumn 2, Issue , 2004, Pages 672-677

  Fukase, Masa Aki ^a   Nakamura, Yoshiki ^a   Akaoka, Ryo ^a   Sato, Tomoaki ^b  

^a HIROSAKI UNIVERSITY   (Japan)

^b SAPPORO GAKUIN UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; HAND HELD COMPUTERS; INTERNET; JAVA PROGRAMMING LANGUAGE; MOBILE TELECOMMUNICATION SYSTEMS; MULTIMEDIA SYSTEMS; PERSONAL COMPUTERS; PERSONAL DIGITAL ASSISTANTS; ROM; SPECIFICATIONS; STATIC RANDOM ACCESS STORAGE; THROUGHPUT;

CMOS STANDARD CELL TECHNOLOGY; HANDHELD DEVICES; MULTIMEDIA MOBILE PROCESSORS; MULTIMEDIA PROCESSING;

MULTIPROCESSING SYSTEMS;

EID: 21844452202     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. M. Fukase, K. Shioji, N. Imai, D. Murakami, and K. Mikuni, "An Experiment in the Design and Development of a Multimedia Processor for Mobile Computing," Technical Report of IEICE, Vol. 102, No. 400 (DSP2002-130-137), pp13-18, Oct. 2002.
2. M. Fukase, P. Khondkar, and T. Nakamura, "Prototyping a Java-Embedded Multimedia Processor," Proc. of IECON'01, pp. 2126-2130, Nov. 2001.
3. P. Khondkar, M. Fukase, and T. Nakamura, "Enhancing Execution Bandwidth of Java-Embedded Processor," Information, Vol. 7, No. 2, pp. 215-225, Mar. 2004.
4. P. Khondkar, M. Fukase, C. D. Lima, and T. Nakamura, "An Architecture to Allow Intrinsic Concurrency on Java Processors for Embedded Systems," ibid, Vol. 7, No. 3, pp. 351-366, May 2004.
5. R. Radhakrishnan et al., "Java Runtime Systems: Characterization and Architectural Implications," IEEE Trans. on COMPUTERS, Vol. 50, No. 2, pp. 131-146, Feb. 2001.
6. th NASA Symposium on VLSI Design, pp. 10.4.1-10.4.7, Mar. 2002.
7. R. Egawa, M. Fukase, T. Sato, and T. Nakamura, "Could Wave Pipeline Overcome Commodity Pipelines?," Information, 2004 (In press).
8. th NASA Symposium on VLSI Design, pp. 8.3.1-8.3.8, Mar. 2002.
9. M. Fukase, T. Sato, R. Egawa, and T. Nakamura, "Designing a Wave-Pipelined Vector Processor," Proc. of the Tenth Workshop on Synthesis and System Integration of Mixed Technologies, pp. 351-356, Oct. 2001.
10. M. Fukase, T. Sato, R. Egawa, and T. Nakamura, "Scaling up of Wave-Pipelines," Proc. of the Fourteenth International Conference on VLSI Design, pp. 439-445, Jan. 2001.
11. th NASA Symposium on VLSI Design, pp. 6.3.1-6.3.17, Nov. 2000.
12. M. Fukase, "Design and Development of a Multimedia Processor Chip for Mobile Computing," Proc. of 2001 Workshop of the Joint Research Projects Promoted by Aomori Prefecture, p4, Jun. 2002.
13. N. Imai, "Study on a Multimedia Mobile Processor," Master Thesis of Hirosaki University, Mar. 2002.
14. K. Mikuni, Y. Nakamura, and M. Fukase, "Architectural Aspects of Multimedia Mobile Processor Cores," Proc. of 2003 Tohoku-Section Joint Convention of Institutes of Electrical and Information Engineers, Japan, Aug. 2003.
15. Y. Nakamura, K. Mikuni, and M. Fukase, "Design Process of a Multimedia Mobile Processor Core,"ibid.
16. K. Mikuni, Y. Nakamura, N. Imai, M. Fukase, and T. Sato, "Implementation of a Multimedia Mobile Processor," FIT2003, Sept. 2003.
17. L. Benini, A. Macii, E. Macii, and M. Poncino, "Minimizing Memory Access Energy in Embedded Systems by Selective Instruction Compression," IEEE Trans. on VLSI Syst., Vol. 10, No. 5, pp. 521-531, Oct. 2002.
18. F. Klass, M. J. Flynn, and A. J. van de Goor, "Fast Multiplication in VLSI Using Wave-Pipelining," J. VLSI Signal Processing, 1994.
19. U. J. Kapasi, S. Rixner, W. J. Dally, B. Khailany, J. H. Ahn, P. Mattson, J. D. Owens, "Programmable Stream Processors," Computer Magazine, Vol. 36, No. 8, pp. 54-62, Aug. 2003.
20. M. Sami, D. Sciuto, C. Silvano, and V. Zaccaria, "An Instruction-Level Energy Model for Embedded VLIW Architecture," IEEE Trans. on CAD and Syst., Vol. 21, No. 9, pp. 998-1010, Sept. 2002.