A low-power ternary content addressable memory with Pai-Sigma matchlines

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 20, Issue 10, 2012, Pages 1909-1913

  Yang, Shun Hsun ^a   Huang, Yu Jen ^b   Li, Jin Fu ^b  

^a Novatek Microelectronics Corp Ltd   (Taiwan)

^b NATIONAL CENTRAL UNIVERSITY   (Taiwan)

Author keywords

Content addressable memories (CAM); low power; networking; ternary CAM (TCAM)

Indexed keywords

CHARGE SHARING; ENERGY REDUCTION; LOW POWER; MATCH LINE; MATCH-LINE SCHEME; NETWORKING; SEARCH LINES; SWITCHING ACTIVITIES; TERNARY CAM; TERNARY CONTENT ADDRESSABLE MEMORIES;

ASSOCIATIVE STORAGE; ENERGY UTILIZATION;

TERNARY CONTENT ADRESSABLE MEMORY;

EID: 84864764096     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2011.2163205     Document Type: Article

References (11)

1. K. Pagiamtzis and A. Sheikholeslami, "Content-addressable memory (CAM) circuits and architectures:A tutorial and survey," IEEE J. Solid- State Circuits, vol. 41, no. 3, pp. 712-727, Mar. 2006. (Pubitemid 43327064)
2. I. Arsovski, T. Chandler, and A. Sheikholeslami, "A ternary contentaddressable memory (TCAM) based on 4 T static storage and including a current-race sensing scheme," IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 155-158, Jan. 2003.
3. S. Choi, K. Sohn, and H.-J. Yoo, "A 0.7-fJ/bit/search 2.2-ns search time hybrid-type TCAM architecture," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 254-260, Jan. 2005.
4. M.-J. Akhbarizadeh, M. Nourani, and C. D. Cantrell, "Prefix segregation scheme for a TCAM-based IP forwarding engine," IEEE Micro, vol. 25, no. 4, pp. 48-63, Aug. 2005. (Pubitemid 41387787)
5. J.-S. Wang, C.-C. Wang, and C.-W. Yeh, "High-speed and low-power design techniques for TCAM macros," IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 530-540, Feb. 2008. (Pubitemid 351190220)
6. P.-T. Huang, S.-W. Chang, W.-Y. Liu, and W. Huang, "A 256 128 energy-efficient TCAM with novel low power schemes," in Proc. IEEE Int. Symp. VLSI Design, Autom., Test (VLSI-DAT), 2007, pp. 1-4.
7. C. A. Zukowski and S. Y. Wang, "Use of selective precharge for lowpower content-addressable memories," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), 1997, pp. 1788-1791.
8. A. Efthymiou and J. D. Garside, "A CAM with mixed serial-parallel comparison for use in low energy caches," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 3, pp. 325-329, Mar. 2004.
9. B.-D. Yang and L.-S. Kim, "A low-power CAM using pulsed NAND-NOR match-line and charge-recycling search-line driver," IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1736-1744, Aug. 2005. (Pubitemid 41118768)
10. D. S. Vijayasarathi, M. Nourani, M. J. Akhbarizadeh, and P. T. Balsara, "Ripple-precharge TCAM: A low-power solution for network search engines," in Proc. IEEE Int. Conf. Comput. Design (ICCD), 2005, pp. 243-248. (Pubitemid 44362397)
11. H.-Y. Li, C.-C. Chen, J.-S. Wang, and C.-W. Yeh, "An AND-type match-line scheme for high-performance energy-efficient content addressable memories," IEEE J. Solid-State Circuits, vol. 41, no. 5, pp. 1108-1119, May 2006.