Efficient SIMD code generation for irregular kernels

Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP

Volumn , Issue , 2012, Pages 55-64

  Kim, Seonggun ^a   Han, Hwansoo ^b  

^a Samsung Advanced Institute of Technology (SAIT)   (South Korea)

^b Sungkyunkwan University   (South Korea)

Author keywords

DFG based vectorization; Irregular kernels; Processors; SIMD

Indexed keywords

CODE GENERATION; DATA REORGANIZATION; IRREGULAR KERNELS; MEMORY REFERENCES; PERFORMANCE GAIN; SCIENTIFIC APPLICATIONS; SIMD; SINGLE INSTRUCTION , MULTIPLE DATUM; VECTORIZATION;

COMPUTER PROGRAMMING LANGUAGES; PARALLEL PROGRAMMING; PROGRAM PROCESSORS;

PROGRAM COMPILERS;

EID: 84863347581     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2145816.2145824     Document Type: Conference Paper

References (26)

1. R. Allen and K. Kennedy. Optimizing Compilers for Modern Architectures: A Dependence-Based Approach. Morgan Kaufmann, 2002.
2. R. Barik, J. Zhao, and V. Sarkar. Efficient selection of vector instructions using dynamic programming. In Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO'43, pages 201-212, 2010.
3. H. Chang and W. Sung. Efficient vectorization of SIMD programs with non-aligned and irregular data access hardware. In Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'08, pages 167-176, 2008.
4. R. Das, M. Uysal, J. Saltz, and Y.-S. Hwang. Communication optimizations for irregular scientific computations on distributed memory architectures. J. Parallel Distrib. Comput., 22:462-478, Sep. 1994.
5. K. Diefendorff, P. K. Dubey, R. Hochsprung, and H. Scales. AltiVec extension to PowerPC accelerates media processing. IEEE Micro, 20: 85-95, Mar./Apr. 2000. (Pubitemid 30585387)
6. A. E. Eichenberger, P. Wu, and K. O'Brien. Vectorization for SIMD architectures with alignment constraints. In Proceedings of the ACM SIGPLAN 2004 Conference on Programming Language Design and Implementation, PLDI'04, pages 82-93, 2004.
7. T. Grosser, H. Zheng, R. A, A. Simburger, A. Grosslinger, and L.- N. Pouchet. Polly - polyhedral optimization in llvm. In First International Workshop on Polyhedral Compilation Techniques (IMPACT'11), 2011.
8. M. Gschwind, H. P. Hofstee, B. Flachs, M. Hopkins, Y.Watanabe, and T. Yamazaki. Synergistic processing in Cell's multicore architecture. IEEE Micro, 26:10-24, Mar. 2006.
9. J. L. Henning. SPEC CPU2006 benchmark descriptions. SIGARCH Comput. Archit. News, 34:1-17, Sep. 2006.
10. A. Krall and S. Lelait. Compilation techniques for multimedia processors. Int. J. Parallel Program., 28:347-361, Aug. 2000.
11. S. Larsen and S. Amarasinghe. Exploiting superword level parallelism with multimedia instruction sets. In Proceedings of the ACM SIGPLAN 2000 Conference on Programming Language Design and Implementation, PLDI'00, pages 145-156, 2000. (Pubitemid 32394090)
12. S. Larsen, R. Rabbah, and S. Amarasinghe. Exploiting vector parallelism in software pipelined loops. In Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, MICRO 38, pages 119-129, 2005.
13. C. Lattner. Macroscopic Data Structure Analysis and Optimization. PhD thesis, Computer Science Dept., University of Illinois at Urbana-Champaign, Urbana, IL, May 2005. [online] http://llvm.cs.uiuc.edu.
14. C. Lattner and V. Adve. LLVM: A compilation framework for lifelong program analysis & transformation. In Proceedings of the 2004 International Symposium on Code Generation and Optimization (CGO'04), Palo Alto, California, Mar 2004.
15. R. Leupers. Code selection for media processors with SIMD instructions. In Proceedings of the conference on Design, Automation and Test in Europe, DATE'00, pages 4-8, 2000.
16. D. Naishlos, M. Biberstein, S. Ben-David, and A. Zaks. Vectorizing for a SIMdD DSP architecture. In Proceedings of the 2003 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES'03, pages 2-11, 2003. (Pubitemid 40682144)
17. D. Nuzman, I. Rosen, and A. Zaks. Auto-vectorization of interleaved data for SIMD. In Proceedings of the 2006 ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI'06, pages 132-143, 2006.
18. I. Pryanishnikov, A. Krall, T. U. Wien, and N. Horspool. Pointer alignment analysis for processors with SIMD instructions. In Proceedings of the 5th Workshop on Media and Streaming Processors, pages 50-57, 2003.
19. G. Ren, P.Wu, and D. Padua. A preliminary study on the vectorization of multimedia applications for multimedia extensions. In Languages and Compilers for Parallel Computing, volume 2958 of Lecture Notes in Computer Science, pages 420-435. 2004. (Pubitemid 39743330)
20. G. Ren, P.Wu, and D. Padua. Optimizing data permutations for SIMD devices. In Proceedings of the 2006 ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI'06, pages 118-131, 2006.
21. I. Rosen, D. Nuzman, and A. Zaks. Loop-aware SLP in GCC. In Proceedings of GCC Developers'Summit, pages 131-142, 2007.
22. J. Shalf, S. Dosanjh, and J. Morrison. Exascale computing technology challenges. In Proc. International Meeting on High Performance Computing for Computational Science, volume 6449 of Lecture Notes in Computer Science, pages 1-25, 2011.
23. N. Sreraman and R. Govindarajan. A vectorizing compiler for multimedia extensions. Int. J. Parallel Program., 28:363-400, Aug. 2000.
24. R. Tarjan. Depth-first search and linear graph algorithms. SIAM Journal on Computing, 1(2):146-160, 1972.
25. D. Walls. How to use the restrict qualifier in C. Sun Microsystems, Sun Developer Network (SDN), March 2006. [online] http://developers.sun.com/.
26. P. Wu, A. E. Eichenberger, A. Wang, and P. Zhao. An integrated simdization framework using virtual vectors. In Proceedings of the 19th annual International Conference on Supercomputing, ICS'05, pages 169-178, 2005. (Pubitemid 43251321)