Exascale computing technology challenges

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6449 LNCS, Issue , 2011, Pages 1-25

  Shalf, John ^a   Dosanjh, Sudip ^b   Morrison, John ^c  

^a LAWRENCE BERKELEY NATIONAL LABORATORY   (United States)

^b SANDIA NATIONAL LABORATORIES   (United States)

^c LOS ALAMOS NATIONAL LABORATORY   (United States)

Author keywords

codesign; Exascale; HPC

Indexed keywords

CLOCK SPEED; CO-DESIGNS; COMPUTER COMPANIES; COMPUTING TECHNOLOGY; EXASCALE; HIGH PERFORMANCE COMPUTING; HPC; KEY ELEMENTS; NODE ARCHITECTURES; ON-CHIP PARALLELISM; PARALLEL SUPERCOMPUTER; PROGRAMMING ENVIRONMENT; SYSTEM DESIGN; UNDERLYING CAUSE;

ALGORITHMS; COMPUTER SOFTWARE SELECTION AND EVALUATION; HIGHWAY PLANNING; MICROPROCESSOR CHIPS; SPACE SHUTTLES; SUPERCOMPUTERS; SYSTEMS ANALYSIS;

PARALLEL PROCESSING SYSTEMS;

EID: 79952579787     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-19328-6_1     Document Type: Conference Paper

References (21)

1. DOE E3 Report, http://www.er.doe.gov/ascr/ProgramDocuments/ProgDocs.html
2. A Platform Strategy for the Advanced Simulation and Computing Program (NA-ASC-113R-07-Vol. 1-Rev. 0)
3. DARPA Exascale Computing Study (TR-2008-13), http://www.cse.nd.edu/ Reports/2008/TR-2008-13.pdf
4. Miller, D.A., Ozaktas, H.M.: Limit to the bit-rate capacity of electrical interconnects from the aspect ratio of the system architecture. J. Parallel Distrib. Comput. 41(1), 42-52 (1997), DOI http://dx.doi.org/10.1006/jpdc.1996. 1285 (Pubitemid 127340275)
5. Miller, D.A.B.: Rationale and challenges for optical interconnects to electronic chips. Proc. IEEE, 728-749 (2000)
6. Horowitz, M., Yang, C.K.K., Sidiropoulos, S.: High-speed electrical signaling: Overview and limitations. IEEE Micro. 18(1), 12-24 (1998) (Pubitemid 128604291)
7. IAA Interconnection Network Workshop, San Jose, California, July 21-22 (2008), http://www.csm.ornl.gov/workshops/IAA-IC-Workshop-08/
8. Architectures and Technology for Extrame Scale Computing Workshop, San Diego, California, December 8-10 (2009), http://extremecomputing.labworks.org/ hardware/index.stm
9. Asanovic, K., et al.: The Landscape of Parallel Computing Research: A View from Berkeley, Electrical Engineering and Computer Sciences. University of California at Berkeley, Technical Report No. UCB/EECS-2006-183, December 18 (2006)
10. Seiler, L., Carmean, D., Sprangle, E., Forsyth, T., Abrash, M., Dubey, P., Junkins, S., Lake, A., Sugerman, J., Cavin, R., Espasa, R., Grochowski, E., Juan, T., Hanrahan, P.: Larrabee: a many-core x86 architecture for visual computing. ACM Trans. Graph. 27(3), 1-15 (2008)
11. Liu, Y., Zhu, H.: A survey of the research on power management techniques for highperformance systems. Softw. Pract. Exper. 40(11), 943-964 (2010)
12. Colmenares, J.A., Bird, S., Cook, H., Pearce, P., Zhu, D., Shalf, J., Hofmeyr, S., Asanoviæ, K., Kubiatowicz, J.: Resource Management in the Tesselation Manycore OS. In: HotPar 2010, Berkeley (2010), http://www.usenix. org/event/hotpar10/ final-posters/Colmenares.pdf
13. U.S. Department of Energy, DOE Data Center Energy Efficiency Program (April 2009)
14. Moody, A., Bronevetsky, G., Mohror, K., de Supinski, B.R.: Design, Modeling, and Evaluation of a Scalable Multi-level Checkpointing System. In: IEEE/ACM Supercomputing Conference (SC) (November 2010)
15. Kamil, S., Oliker, L., Pinar, A., Shalf, J.: Communication Requirements and Interconnect Optimization for High-End Scientific Applications. IEEE Transactions on Parallel and Distributed Systems (2009)
16. Balfour, J., Dally, W.J.: Design tradeoffs for tiled CMP on-chip networks. In: Proceedings of the 20th Annual International Conference on Supercomputing, ICS 2006, Cairns, Queensland, Australia, June 28-July 01, pp. 187-198. ACM, New York (2006) (Pubitemid 47168505)
17. Kim, J., Dally, W., Scott, S., Abts, D.: Cost-Efficient Dragonfly Topology for Large- Scale Systems. IEEE Micro. 29(1), 33-40 (2009)
18. Top500 List Home, http://www.top500.org/
19. Hayt, W.H.: Engineering Electromagnetics, 7th edn. McGraw Hill, New York (2006)
20. Guha, B., Kyotoku, B.B.C., Lipson, M.: CMOS-compatible athermal silicon microring resonators. Optics Express 18(4) (2010)
21. Hendry, G., Chan, J., Kamil, S., Oliker, L., Shalf, J., Carloni, L.P., Bergman, K.: Silicon Nanophotonic Network-On-Chip Using TDM Arbitration. In: IEEE Symposium on High Performance Interconnects (HOTI) 5.1 (August 2010)