메뉴 건너뛰기




Volumn 8, Issue 1, 2012, Pages 45-59

Reconfigurable and parallelized network coding decoder for VANETs

Author keywords

FPGA; hardware accelerator; Network coding; VANETs

Indexed keywords

DECODING; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); NETWORK CODING; RECONFIGURABLE HARDWARE;

EID: 84863162296     PISSN: 1574017X     EISSN: 1875905X     Source Type: Journal    
DOI: 10.3233/MIS-2012-0130     Document Type: Article
Times cited : (3)

References (40)
  • 5
    • 79952569829 scopus 로고    scopus 로고
    • Event sharing in vehicular networks using geographic vectors and maps, using geographic vectors and maps
    • March
    • T. Delot, S. Ilarri, N. Cenerario and T. Hien, Event sharing in vehicular networks using geographic vectors and maps, using geographic vectors and maps, Mobile Information Systems 7(1) (March 2011), 21-44.
    • (2011) Mobile Information Systems , vol.7 , Issue.1 , pp. 21-44
    • Delot, T.1    Ilarri, S.2    Cenerario, N.3    Hien, T.4
  • 6
    • 85021244122 scopus 로고    scopus 로고
    • MeeGo platform
    • GENIVI: MeeGo platform, http://www.genivi.org.
  • 12
    • 85021253955 scopus 로고    scopus 로고
    • Hyundai: Mozen service, http://www.mozen.com.
  • 13
    • 0000827611 scopus 로고
    • A fast algorithm for computing multiplicative inverses in GF(2m) using normal bases
    • T. Itoh and S. Tsujii, A fast algorithm for computing multiplicative inverses in GF(2m) using normal bases, Information and Computation 78(3) (1988), 171-177.
    • (1988) Information and Computation , vol.78 , Issue.3 , pp. 171-177
    • Itoh, T.1    Tsujii, S.2
  • 17
    • 35048849905 scopus 로고    scopus 로고
    • Algorithms and architectures for use in FPGA implementations of identity based encryption schemes
    • T. Kerins, E. Popovici andW.Marnane, Algorithms and architectures for use in FPGA implementations of identity based encryption schemes, Lecture Notes in Computer Science 3203 (2004), 74-83.
    • (2004) Lecture Notes in Computer Science , vol.3203 , pp. 74-83
    • Kerins, T.1    Popovici, E.2    Marnane, W.3
  • 18
    • 0037130436 scopus 로고    scopus 로고
    • High-speed division architecture for GF(2m)
    • C.H. Kim and C.P. Hong, High-speed division architecture for GF(2m), Electronics Letters 38(15) (2002), 835-836.
    • (2002) Electronics Letters , vol.38 , Issue.15 , pp. 835-836
    • Kim, C.H.1    Hong, C.P.2
  • 21
    • 51749083527 scopus 로고    scopus 로고
    • Content distribution in VANETs using network coding: The effect of disk I/O and processing O/H
    • Mesh and Ad Hoc Communications and Networks, San Francisco, USA
    • S.H. Lee, U. Lee, K.W. Lee and M. Gerla, Content distribution in VANETs using network coding: the effect of disk I/O and processing O/H, In Proc. of 5th Annual IEEE Communications Society Conference on Sensor, Mesh and Ad Hoc Communications and Networks, San Francisco, USA, 2008, pp. 117-125.
    • (2008) Proc. of 5th Annual IEEE Communications Society Conference on Sensor , pp. 117-125
    • Lee, S.H.1    Lee, U.2    Lee, K.W.3    Gerla, M.4
  • 23
    • 77952943828 scopus 로고    scopus 로고
    • Multiagent based information dissemination in vehicular ad hoc networks
    • December
    • S.S.Manvi,M.S. Kakkasageri and Jeremy Pitt,Multiagent based information dissemination in vehicular ad hoc networks, Mobile Information Systems 5(4) (December 2009).
    • (2009) Mobile Information Systems , vol.5 , pp. 4
    • Manvi, S.S.1    Kakkasageri, M.S.2    Pitt, J.3
  • 32
  • 34
    • 34748835174 scopus 로고    scopus 로고
    • Parallelized progressive network coding with hardware acceleration
    • Evanston, USA
    • H. Shojania and B. Li, Parallelized progressive network coding with hardware acceleration, In IEEE International Workshop on Quality of Service, Evanston, USA, 2007, pp. 47-55.
    • (2007) IEEE International Workshop on Quality of Service , pp. 47-55
    • Shojania, H.1    Li, B.2
  • 37
    • 62949240224 scopus 로고    scopus 로고
    • Xilinx, San Jose, CA, Virtex-5 family overview, 2006, available at: http://www.xilinx.com/support/documentation/data sheets/ds100.pdf.
    • (2006) Virtex-5 Family Overview
  • 38
    • 0242493804 scopus 로고    scopus 로고
    • m)
    • Z. Yan and D.V. Sarwate, New systolic architectures for inversion and division in GF(2m), IEEE Computer 52(11) (2003), 1514-1519.
    • (2003) IEEE Computer , vol.52 , Issue.11 , pp. 1514-1519
    • Yan, Z.1    Sarwate, D.V.2
  • 39
    • 0032668846 scopus 로고    scopus 로고
    • Distributed source coding for satellite communications
    • R.W. Yeung and Z. Zhang, Distributed source coding for satellite communications, IEEE Information Theory 45(4) (1999), 1111-1120.
    • (1999) IEEE Information Theory , vol.45 , Issue.4 , pp. 1111-1120
    • Yeung, R.W.1    Zhang, Z.2
  • 40
    • 77954196120 scopus 로고    scopus 로고
    • A high performance ECC hardware implementation with instructionlevel parallelism over GF(2163)
    • Y. Zhang, D. Chen, Y. Choi, L. Chen and S.-B. Ko, A high performance ECC hardware implementation with instructionlevel parallelism over GF(2163), Microprocessor and Microsystems 34(6) (2010), 228-236.
    • (2010) Microprocessor and Microsystems , vol.34 , Issue.6 , pp. 228-236
    • Zhang, Y.1    Chen, D.2    Choi, Y.3    Chen, L.4    Ko, S.-B.5


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.