State-based full predication for low power coarse-grained reconfigurable architecture

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2012, Pages 1367-1372

  Han, Kyuseung ^a   Park, Seongsik ^a   Choi, Kiyoung ^a  

^a Seoul National University   (South Korea)

Author keywords

CGRA; low power design; predicated execution; predication; reconfigurable architecture

Indexed keywords

ARCHITECTURE DESIGNS; CENTRALIZED CONTROL; CGRA; COARSE GRAINED RECONFIGURABLE ARCHITECTURE; CONFIGURATION MEMORY; CONTROL FLOWS; CONVENTIONAL APPROACH; DATA FLOW; LOW POWER; LOW-POWER DESIGN; NOVEL TECHNIQUES; POWER OVERHEAD; PREDICATED EXECUTION; PREDICATION; RECONFIGURABLE ARRAY; STATE-BASED; TIGHTLY-COUPLED; VIABLE SOLUTIONS;

CLOSED LOOP CONTROL SYSTEMS; DESIGN; ELECTRIC POWER SUPPLIES TO APPARATUS; EXHIBITIONS; PARALLEL ARCHITECTURES; RECONFIGURABLE ARCHITECTURES;

EMBEDDED SYSTEMS;

EID: 84862097785     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. Y. Kim, I. Park, K. Choi, and Y. Paek, "Power-conscious configuration cache structure and code mapping for coarse-grained reconfigurable architecture," in Proc. ISLPED, 2006.
2. T. Nishimura, K. Hirai, Y. Saito, T. Nakamura, Y. Hasegawa, S. Tsutsusmi, V. Tunbunheng, and H. Amano, "Power reduction techniques for dynamically reconfigurable processor arrays," in Proc. FPL, 2008.
3. A. Lambrechts, P. Raghavan, M. Jayapala, F. Catthoor, and D. Verkest, "Energy-aware interconnect optimization for a coarse grained reconfigurable processor," in Proc. VLSI Design, 2008.
4. S. A. Mahlke, R. E. Hank, J. E. McCormick, D. I. August, and W. W. Hwu, "A comparison of full and partial predicated execution support for ILP processors," in Proc. ISCA, 1995.
5. J. Shin, M. Hall, and J. Chame, "Superword-level parallelism in the presence of control flow," in Proc. CGO, 2005.
6. W. Chuang, B. Calder, and J. Ferrante, "Phi-predication for light-weight if-conversion," in Proc. PLDI, 2003.
7. L. Huang, L. Shen, S. Ma, N. Xiao, and Z. Wang, "DM-SIMD: a new SIMD predication mechanism for exploiting superword level parallelism," in Proc. ASICON, 2009.
8. M. L. Anido, A. Paar, and N. Bagherzadeh, "Improving the operation autonomy of SIMD processing elements by using guarded instructions and pseudo branches," in Proc. DSD, 2002.
9. C. Arbelo, A. Kanstein, S. Lopez, J. Lopez, M. Berekovic, R. Sarmiento, and J. Y. Mignolet, "Mapping control-intensive video kernels onto a coarse-grain reconfigurable architecture: the H.264/AVC deblocking filter," in Proc. DATE, 2007.
10. D. Lee, M. Jo, K. Han, and K. Choi, "FloRA: Coarse-grained reconfigurable architecture with floating-point operation capability," in Proc. FPT, 2009.
11. Y. Kim, M. Kiemb, C. Park, J. Jung, and K. Choi, "Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization," in Proc. DATE, 2005.
12. http://www.hpl.hp.com/techreports/2009/HPL-2009-85.html.
13. K. Han, J. K. Paek, and K. Choi, "Acceleration of control flow on CGRA using advanced predicated execution," in Proc. FPT, 2010.
14. Y. Choi, A. Knies, L. Gerke, and T. Ngai, "The impact of if-conversion and branch prediction on program execution on the intel itanium processor," in Proc. MICRO, 2001.