Improving the operation autonomy of SIMD processing elements by using guarded instructions and pseudo branches

Proceedings - Euromicro Symposium on Digital System Design: Architectures, Methods and Tools, DSD 2002

Volumn , Issue , 2002, Pages 148-155

  Anido, M L ^a   Paar, A ^b   Bagherzadeh, N ^c  

^a FEDERAL UNIVERSITY OF RIO DE JANEIRO   (Brazil)

^b UNIVERSITY OF KARLSRUHE   (Germany)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Acceleration; Application software; Centralized control; Computer aided instruction; Computer architecture; Digital signal processing; Microprocessors; Multimedia systems; Parallel processing; Silicon

Indexed keywords

ACCELERATION; APPLICATION PROGRAMS; CENTRALIZED SIGNAL CONTROL; COMPUTER AIDED INSTRUCTION; COMPUTER CONTROL SYSTEMS; CONTROL THEORY; DIGITAL SIGNAL PROCESSING; MICROPROCESSOR CHIPS; MULTIMEDIA SYSTEMS; PARALLEL PROCESSING SYSTEMS; SIGNAL PROCESSING; SILICON; SYSTEMS ANALYSIS;

CENTRALIZED CONTROL; COARSE GRAINS; CONDITIONAL EXECUTION; DATA-PARALLEL APPLICATIONS; INSTRUCTION LEVEL PARALLELISM; PARALLEL PROCESSING; PROCESSING ELEMENTS; SIMD PROCESSING;

COMPUTER ARCHITECTURE;

EID: 84949650040     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2002.1115363     Document Type: Conference Paper

References (23)

1. L. Kohn et al. "The Visual Instruction Set (VIS) in UltraSPARC", COMPCON Digest of Papers, Mar. 1995.
2. B. Patwardhan, "Introduction to the Streaming SIMD Extensions in the Pentium III-Parts I, II and III", Dr. Dobb's Journal, January, 2002.
3. M. Fomithchev, "AMD 3Dnow", Dr. Dobb's Journal, Vol. 25, No. 8, pp.40-42, August, 2000.
4. Motorola, "AltiVec Technology", http://www.mot.com/SPS/PowerPC/AltiVec/index.html
5. Philips, "Trimedia VLIW processos", http://www.semiconductors.philips.com/markets/industrial/trimedi a/
6. Nvidia, "Nvidia GeForce4 Graphics Processors Family", http://www.nvidia.com/
7. H. Singh, M. Lee, G. Lu, F. Kurdahi, N. Bagherzadeh, E. M. C. Filho,-"MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications", IEEE Transactions on Computers, pp. 465-481, Vol. 49, No. 5, May, 2000.
8. M. Meiner, S.Grimm, W. Stra-er, J. Packer and D.Latimer, "Parallel Volume Rendering on a Single-Chip SIMD Architercture", IEEE 2001 Symposium on Parallel and Large-Data Visuallization and Graphics, pp.30-40, San Diego, Ca, October, 2001.
9. D. Talla, L. K. John, V. Lapinskii, and B. L. Evans, "Evaluating Signal Processing and Multimedia Applications on SIMD, VLIW and Superscalar Architectures", Proc. IEEE Int. Conf. On Computer Design, pp. 163-172, September 2000.
10. Thinking Machines Corporation, Connection Machine CM-5 Technical Summary. Technical report, Thinking Machines Corporation, Cambridge, MA, October, 1991.
11. H.J. Siegel, L.J. Siegel, F.C. Kemmerer, P.T. Mueller, J.H.E. Smalley and S.D. Smith: "PASM : A partitionable SIMD/MIMD system for image processing and pattern recognition", IEEE Trans. on Computers C-30, 12 , pp. 934-947, December, 1981.
12. Batcher, K.E.-"Design of a Massively Parallel Processor", IEEE Transactions on Computers, pp. 837-840, September, 1980.
13. Blevins, D.W., Davis, E.W., Heaton, R.A. and Reif, J.H.-"BLITZEN: A Highly Integrated Massively Parallel Machine", J. Parallel and Distributed Computing, Vol.8, No.2, pp. 150-160, Feb., 1990.
14. Blank, T.-"The MasPar MP-1 Architecture", Proc. of the 35th IEEE Computer Society International Conference (COMPCON 90), San Francisco, California, pp. 20-24, February, 1990.
15. Kim, W. and Tuck, R.-"MasPar MP-2 PE Chip : A totally Cool Hot Chip", Proc. IEEE 1993 Hot Chips Symposium, March, 1993.
16. Nickolls, J. and Reush, J.-"Autonomous SIMD Flexibility in MP-1 and MP-2", SPAA '95-5th Annual ACM Symp. On Parallel Algorithms and Architectures, pp. 98-99, Velen, Germany, June, 1993.
17. J. D. Allen, V. Garg and D. Schimmel, "Analysis of Control Parallelism in SIMD Instruction Streams," Proc. of the 5th IEEE Symposium on Parallel and Distributed Processors, pp. 383-390, 1993.
18. Allen, J.D. and Schimmel, D.E.-"Issues in the Design of High Performance SIMD Architecrtures", IEEE Trans. On Parallel and Distributed System, Vol. 7, No. 8, pp. 818-829, Aug. 1996.
19. P. J. Narayanan, "Processor Autonomy on SIMD Architectures", ICS-7, pp. 127-136, Tokyo, 1993.
20. Advanced RISC Machines-ARM610 RISC processor, January, 1993.
21. Pnevmatikatos, D.N., Sohi, G.S.: "Guarded Execution and Branch Prediction in Dynamic ILP Processors", 21st International Symposium on Computer Architecture, pp. 120-129, June, 1994.
22. "IA-64 Application Instruction Set Architecture Guide, Revision 1.0", Intel Corporation/Hewlett-Packard Company, 1999.
23. "Alpha Architecture Handbook", Compaq Computer Corporation, 1998.