MORSE: Multi-objective reconfigurable self-optimizing memory scheduler

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2012, Pages 65-76

  Mukundan, Janani ^a   Martinez, Jose F ^a  

^a Cornell University ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FIGURES OF MERITS; GENERAL APPROACH; MULTI OBJECTIVE; RE-CONFIGURABLE; SELF-OPTIMIZING; STATE OF THE ART;

COMPUTER ARCHITECTURE; ENERGY EFFICIENCY; OPTIMIZATION; SUPERCOMPUTERS;

SCHEDULING;

EID: 84860320319     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2012.6168945     Document Type: Conference Paper

References (34)

1. Cacti 6.5. http://quid.hpl.hp.com:9081/cacti/.
2. 2gb ddr3 sdram component data sheet: Mt41j512m4, March 2006. http://download.micron.com/pdf/datasheets/dram/ddr3/2Gb-DDR3-SDRAM.pdf.
3. Technical note tn-41-01: Calculating memory system power for ddr3, June 2006. http://download.micron.com/pdf/technotes/ddr3/TN4101pdf.
4. Ddr3 sdram rdimm features, March 2009. http://download.micron.com/pdf/ datasheets/modules/ddr3/js-z-s72c1g-72.pdf.
5. V. Aslot and R. Eigenmann. Quantitative performance analysis of the SPEC OMPM2001 benchmarks. Scientific Programming, 11(2):105-124, 2003.
6. D. H. Bailey et al. NAS parallel benchmarks. Technical report, NASA Ames Research Center, March 1994. Tech. Rep. RNR-94-007.
7. V. Cuppu and B. Jacob. Concurrency, latency, or system overhead: Which has the largest impact on uniprocessor dram-system performance? In ISCA, 2001.
8. V. Cuppu, B. Jacob, B. Davis, and T. Mudge. A performance comparison of contemporary dram architectures. In ISCA, 1999.
9. K. Diefendorff. Sony's emotionally charged chip: Killer floating-point 'emotion engine' to power playstation 2000. Microprocessor Report, 13(5):1-11, 1999.
10. M. Eiblmaier, R. Mao, and X.Wang. Power management for main memory with access latency control. In FeBID, 2009.
11. X. Fan, C. Ellis, and A. R. Lebeck. Memory controller policies for dram power management. In ISPLED, 2001.
12. X. Fan, C. Ellis, and A. R. Lebeck. The synergy between power-aware memory systems and processor voltage scaling. In PACS, 2003.
13. J. L. Henning. SPEC CPU2000: Measuring CPU performance in the new millennium. IEEE Computer, 33(7):28-35, July 2000.
14. I. Hur and C. Lin. Adaptive history-based memory schedulers. In MICRO-37, 2004.
15. I. Hur and C. Lin. A comprehensive approach to dram power management. In HPCA, 2008.
16. Intel Corporation. First the Tick, Now the Tock: Next-Generation Intel Microarchitecture (Nehalem). http://www.intel.com/technology/architecture- silicon/next-gen/whitepaper.pdf.
17. E. Ipek, O. Mutlu, J. F. Martinez, and R. Caruana. Self-optimizing memory controllers: A reinforcement learning approach. In ISCA, 2008.
18. F. Kashfi and S. M. Fakhraie. Implementation of a high speed low-power 32 bit adder in 70nm technology. In ISCAS, 2006.
19. J. R. Koza. Genetic Programming: On the Programming of Computers by Means of Natural Selection. MIT Press, Cambridge, MA, 1992.
20. A. R. Lebeck, X. Fan, H. Zeng, and C. Ellis. Power aware page allocation. In ASPLOS-IX, 2000.
21. C. Lefurgy, K. Rajamani, F. Rawson, W. Felter, M. Kistler, and T. W. Keller. Energy management for commercial servers. Computer, 36(12):39-48, 2003.
22. K. Luo, J. Gummaraju, and M. Franklin. Balancing throughput and fairness in smt processors. In ISPASS, 2001.
23. M. Mitchell. An Introduction to Genetic Algorithms. MIT Press, Cambridge, MA, 1996.
24. O. Mutlu and T. Moscibroda. Stall-time fair memory access scheduling for chip multiprocessors. In MICRO-40, 2007.
25. O. Mutlu and T. Moscibroda. Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared dram systems. In ISCA-35, 2008.
26. J. Pisharath, Y. Liu, W. Liao, A. Choudhary, G. Memik, and J. Parhi. NUMineBench 2.0. Technical report, Northwestern University, August 2005. Tech. Rep. CUCIS-2005-08-01.
27. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos. SESC simulator, January 2005. http://sesc.sourceforge.net.
28. S. Rixner,W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens. Memory access scheduling. In ISCA-27, 2000.
29. A. Snavely and D. M. Tullsen. Symbiotic jobscheduling for a simultaneous multithreading processor. In ASPLOS, 2000.
30. K. Sudan, N. Chatterjee, D. Nellans, M. Awasthi, R. Balasubramonian, and A. Davis. Micro-pages: Increasing dram efficiency with locality-aware data placement. In ASPLOS, 2010.
31. R. Sutton. Generalization in reinforcement learning. successful examples using sparse coarse coding. In Neural Information Processing Systems Conference, 1996.
32. R. Sutton and A. Barto. Reinforcement Learning. MIT Press, Cambridge, MA, 1998.
33. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 programs: Characterization and methodological considerations. In ISCA-22, 1995.
34. Z. Zhu and Z. Zhang. A performance comparison of dram memory system optimizations for smt processors. In HPCA-11, 2005.