Using cycle stacks to understand scaling bottlenecks in multi-threaded workloads

Proceedings - 2011 IEEE International Symposium on Workload Characterization, IISWC - 2011

Volumn , Issue , 2011, Pages 38-49

  Heirman, Wim ^a,c   Carlson, Trevor E ^a,c   Che, Shuai ^b   Skadron, Kevin ^b   Eeckhout, Lieven ^a  

^a GHENT UNIVERSITY   (Belgium)

^b University of Virginia   (United States)

^c Intel Exascience Lab   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARK SUITES; INPUT DATAS; INPUT SET; LOAD IMBALANCE; MEMORY PERFORMANCE; MULTITHREADED; PARALLEL PERFORMANCE; RODINIA; SCALING BEHAVIOR; STATISTICAL DATA ANALYSIS; WORKLOAD CHARACTERIZATION;

CHARACTERIZATION;

BEHAVIORAL RESEARCH;

EID: 84856194312     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IISWC.2011.6114195     Document Type: Conference Paper

References (18)

1. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC benchmark suite: Characterization and architectural implications. In Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 72-81, Oct. 2008.
2. C. Bienia and K. Li. Fidelity and scaling of the PARSEC benchmark inputs. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC), Dec. 2010.
3. T. E. Carlson, W. Heirman, and L. Eeckhout. Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulations. In To appear at the International Conference for High Performance Computing, Networking, Storage and Analysis (SC), 2011.
4. S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S.-H. Lee, and K. Skadron. Rodinia: A benchmark suite for heterogeneous computing. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC), pages 44-54, Oct. 2009.
5. S. Che, J. W. Sheaffer, M. Boyer, L. G. Szafaryn, L. Wang, and K. Skadron. A characterization of the Rodinia benchmark suite with comparison to contemporary CMP workloads. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC), Dec. 2010.
6. G. Dunteman. Principal Component Analysis. Sage Publications, 1989.
7. L. Eeckhout, H. Vandierendonck, and K. De Bosschere. Workload design: Selecting representative program-input pairs. In Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 83-94, Sept. 2002.
8. S. Eyerman, L. Eeckhout, T. Karkhanis, and J. E. Smith. A performance counter architecture for computing accurate CPI components. In Proceedings of the Twelfth International Conference on Architectural Support for Program- ming Languages and Operating Systems (ASPLOS), pages 175-184, Oct. 2006.
9. S. Eyerman, L. Eeckhout, T. Karkhanis, and J. E. Smith. A mechanistic performance model for superscalar out-of-order processors. ACM Transactions on Computer Systems (TOCS), 27(2):42-53, May 2009.
10. B. A. Fields, R. Bodik, M. D. Hill, and C. J. Newburn. Interaction cost and shotgun profiling. ACM Trans. Archit. Code Optim., 1(3):272-304, Sept. 2004.
11. D. Genbrugge, S. Eyerman, and L. Eeckhout. Interval simulation: Raising the level of abstraction in architectural simulation. In Proceedings of the 16th IEEE International Symposium on High-Performance Computer Architecture (HPCA), pages 307-318, Feb. 2010.
12. Intel Many Integrated Core Architecture. http://www.intel.com/pressroom/ archive/releases/2010/20100531comp.htm
13. Intel VTune™ Amplifier XE 2011. http://software.intel.com/en-us/ articles/intel-vtune-amplifier-xe/
14. R. A. Johnson and D. W. Wichern. Applied Multivariate Statistical Analysis. Prentice Hall, fifth edition, 2002.
15. J. E. Miller, H. Kasture, G. Kurian, C. Gruenwald III, N. Beckmann, C. Celio, J. Eastep, and A. Agarwal. Graphite: A distributed parallel simulator for multicores. In Proceedings of the 16th IEEE International Symposium on High-Performance Computer Architecture (HPCA), pages 1-12, Jan. 2010.
16. Rogue Wave Acumem ThreadSpotter™. http://www.roguewave.com/ products/threadspotter.aspx
17. V. Uzelac and A. Milenkovic. Experiment flows and microbenchmarks for reverse engineering of branch predictor structures. In Proceedings of the 2009 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 207-217, 2009.
18. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 programs: Characterization and methodological considerations. In Proceedings of the 22th International Symposium on Computer Architecture (ISCA), pages 24-36, June 1995.