Phase locking scheme based on look-up-table-assisted sliding discrete Fourier transform for low-frequency power and acoustic signals

IET Circuits, Devices and Systems

Volumn 5, Issue 6, 2011, Pages 494-504

  Sumathi, P ^a   Janakiraman, P A ^b  

^a INDIAN INSTITUTE OF TECHNOLOGY ROORKEE   (India)

^b INDIAN INSTITUTE OF TECHNOLOGY MADRAS   (India)

Author keywords

[No Author keywords available]

Indexed keywords

ACOUSTIC SIGNALS; COSINE COMPONENTS; DAMPING FACTORS; EXPERIMENTAL STUDIES; FREQUENCY TRACKING; INPUT SIGNAL; LOOK UP TABLE; LOW-FREQUENCY POWER; NUMERICALLY CONTROLLED OSCILLATORS; PHASE-LOCKING; POWER SYSTEM APPLICATIONS; PULL-IN; REFERENCE SIGNALS; SAMPLING FREQUENCIES; SECOND ORDERS; SMALL REDUCTION; STEADY STATE ERRORS; STEADY STATE PERFORMANCE;

DAMPING; MATHEMATICAL MODELS; TABLE LOOKUP;

DISCRETE FOURIER TRANSFORMS;

EID: 82855162241     PISSN: 1751858X     EISSN: None     Source Type: Journal    
DOI: 10.1049/iet-cds.2010.0323     Document Type: Article

References (16)

1. Staszewski, R.B., and Balsara, P.T.: 'Phase-domain all-digital phase-locked loop', IEEE Trans. Circuits Syst. II, Express Briefs, 2005, 52, (3), p. 159-16310.1109/TCSII.2004.842067
2. Hsieh, P.-H., and Ken Yang, C.-K.: 'Technique to reduce the resolution requirement of digitally controlled oscillators for digital PLLs', IEEE Trans. Circuits Syst. II, Express Briefs, 2007, 54, (3), p. 237-24110.1109/TCSII.2006.889458
3. Cheng, S., Tong, H., Silva-Martinez, J., and Ilker Karsilayan, A.: 'Steady-state analysis of phase-locked loops using binary phase detector', IEEE Trans. Circuits Syst. II, Express Briefs, 2007, 54, (6), p. 474-47810.1109/TCSII.2007.894429
4. Piqueira, J.R.C., Takada, E.Y., and Monteiro, L.H.A.: 'Analyzing the effect of the phase-jitter in the operation of second order phase-locked loops', IEEE Trans. Circuits Syst. II, Express Briefs, 2005, 52, (6), p. 331-33510.1109/TCSII.2005.848991
5. Bogdan Staszewski, R., and Balsara, P.T.: 'All-digital PLL with ultra fast settling', IEEE Trans. Circuits Syst. II, Express Briefs, 2007, 54, (2), p. 181-185
6. Hill, M.T., and Cantoni, A.: 'A digital implementation of a frequency steered phase locked loop', IEEE Trans. Circuits Syst. I, 2000, 47, (6), p. 818-82410.1109/81.852934 1057-7122
7. Jacobsen, E., and Lyons, R.: 'The sliding DFT', IEEE Signal Process. Mag., 2003, 20, (2), p. 74-801053-5888
8. Jacobsen, E., and Lyons, R.: 'An update to the sliding DFT', IEEE Signal Process. Mag., 2004, 21, (1), p. 110-1111053-5888
9. Lyons, R., and Bell, A.: 'The Swiss Army knife of digital networks', IEEE Signal Process. Mag., 2004, 21, (3), p. 90-10010.1109/MSP.2004.1296550 1053-5888
10. Sumathi, P., and Janakiraman, P.A.: 'Integrated phase locking scheme for SDFT based harmonic analysis of periodic signals', IEEE Trans. Circuits Syst. II, Express Briefs, 2008, 55, (1), p. 51-5510.1109/TCSII.2007.907854
11. Sumathi, P., and Janakiraman, P.A.: 'A sliding DFT based ultrasonic ranger', Proc. IEEE 51st Midwest Symp. on Circuits and Systems, August 2008, p. 862-865
12. Cordesses, L.: 'Direct digital synthesis: a tool for periodic wave generation (Part 1)', IEEE Signal Process. Mag., 2004, 21, (4), p. 50-5410.1109/MSP.2004.1311140 1053-5888
13. Turner, C.S.: 'Recursive discrete-time sinusoidal oscillators', IEEE Signal Process. Mag., 2003, 20, (3), p. 103-11110.1109/MSP.2003.1203213 1053-5888
14. Kadam, S., Sasidaran, D., Awawdeh, A., Johnson, L., and Soderstrand, M.: 'Comparison of various numerically controlled oscillators', IEEE Midwest Symp. on Circuits and Systems, 2002, p. 200-20210.1109/MWSCAS.2002.1187005
15. Karaca, H., Kilinc, S., and Yuksel, Y.: 'Modeling of voltage output charge-pump phase frequency detector in tuning loops', IEEE Trans. Circuits Syst. II, Express Briefs, 2005, 52, (6), p. 304-30710.1109/TCSII.2005.848953
16. Sumathi, P., and Janakiraman, P.A.: 'SDFT-based ultrasonic range finder using AM continuous wave and online parameter estimation', IEEE Trans. Instrum. Meas., 2010, 59, (8), p. 1994-200410.1109/TIM.2009.2032881 0018-9456