Analyzing the Effect of the Phase-Jitter in the Operation of Second Order Phase-Locked Loops

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 52, Issue 6, 2005, Pages 331-335

  Monteiro, L H A ^a,b   Takada, E Y ^a  

^a UNIVERSITY OF SÃO PAULO   (Brazil)

^b MACKENZIE PRESBYTERIAN UNIVERSITY   (Brazil)

Author keywords

Asymptotic approximation; phase jitter; phase locked loops(PLLs); synchronization; synchronous state

Indexed keywords

APPROXIMATION THEORY; CROSSTALK; DATA PROCESSING; INTERSYMBOL INTERFERENCE; MATHEMATICAL MODELS; PHASE MODULATION; SIGNAL DISTORTION; SPURIOUS SIGNAL NOISE; SYNCHRONIZATION; TELECOMMUNICATION NETWORKS; TIMING JITTER;

ASYMPTOTIC APPROXIMATION; BAND LIMITED NOISE PROCESS; DATA RECOVERING PROCESS; SECOND ORDER PHASE LOCKED LOOPS; SYNCHRONOUS STATE;

PHASE LOCKED LOOPS;

EID: 22244468706     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2005.848991     Document Type: Article

References (10)

1. R. E. Best, Phase-Locked Loops. New York: McGraw-Hill, 1984.
2. A. L. Well and U. P. Bernhard, “Stability requirements of oscillators used for synchronization loops in communication systems,” Eur. Trans. Commun., vol. 7, pp. 61–70, 1996.
3. W. C. Lindsey, F. Ghazvinian, W. C. Hagmann, and K. Dessouky, “Network synchronization,” Proc. IEEE, vol. 73-10, pp. 1445–1467, Oct. 1985.
4. M. Shimanouchi, “An approach to consistent jitter modeling for various jitter aspects and measurements methods,” in Proc. IEEE Int. Test Conf., 2001, pp. 848–857.
5. A. Mehrotra, “Noise analysis of phase-locked loops,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 49, no. 9, pp. 1309–1316, Sep. 2002.
6. F. Verhulst, Nonlinear Differential Equations and Dynamical Systems Engineering. Berlin, Germany: Springer-Verlag, 2000.
7. T. Endo and L. O. Chua, “Bifurcation diagrams and fractal basin boundaries of phase-locked loop circuits,” IEEE Trans. Circuits Syst., vol. 37, no. 4, pp. 534–540, Apr. 1990.
8. J. R. C. Piqueira and L.H.A. Monteiro, “Considering second-harmonic terms in the operation of the phase detector for second order phase-locked loop,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 50, no. 6, pp. 805–809, Jun. 2003.
9. Physical/Electrical Characteristics of Hierarchical Digital Interfaces, 1993. ITU—Recomendation G.703, Helsinki: ITU-Press.
10. The Control of Jitter and Wander within Digital Networks Which Are Based on the 2048 kbits/s Hierarchy, 1993. ITU—Recommendation G.823, Helsinki: Finland, ITU-Press.