A digital implementation of a frequency steered phase locked loop

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 47, Issue 6, 2000, Pages 818-824

  Hill, Martin T ^a   Cantoni, Antonio ^a  

^a CURTIN UNIVERSITY   (Australia)

Author keywords

Clock recovery; Digital; Frequency locked loop; Phase locked loop; Phase noise

Indexed keywords

CLOCK RECOVERY; FREQUENCY LOCKED LOOP;

DIGITAL CIRCUITS; PHASE LOCKED LOOPS;

TIMING CIRCUITS;

EID: 0034205892     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.852934     Document Type: Article

References (13)

1. A. Pottbäcker, U. Langmann, and H. Schreiber, "A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/s," IEEE J. Solid-State Circuits, vol. 27, pp. 1747-1751, Dec. 1992.
2. B. Kim et al., "An integrated CMOS mixed-mode signal processor for disk drive read channel applications," IEEE Trans. Circuits Syst., vol. 41, pp. 1-11, Jan. 1994.
3. B. Thompson, H. Lee, and L. M. DeVito, "A 300-MHz BiCMOS serial data transceiver," IEEE J. Solid-State Circuits, vol. 29, pp. 185-192, March 1994.
4. S. Y. Sun, "An analog PLL-based clock and data recovery circuit with high input jitter tolerance," IEEE J. Solid-State Circuits, vol. 24, pp. 325-330, Apr. 1989.
5. R. C. Walker et al., "A two-chip 1.5-GBd serial link interface," IEEE J. Solid-State Circuits, vol. 27, pp. 1805-1811, Dec. 1992.
6. Bellcore, , TR-NWT-000253, Dec. 1991.
7. M. Hill and A. Cantoni, "A frequency steered phase locked loop," IEEE Trans. Commun., vol. 45, pp. 737-743, June 1997.
8. F. M. Gardner, "Charge-pump phase-lock loops," IEEE Trans. Commun., vol. COM-28, pp. 1849-1858, Nov. 1980.
9. _, "Phase accuracy of charge pump PLL's," IEEE Trans. Commun., vol. COM-30, pp. 2362-2363, Oct. 1982.
10. C. R. Hogge, "A self correcting clock recovery circuit," J. Lightwave Technol., vol. LT-3, pp. 1312-1314, Dec. 1985.
11. D. G. Messerschmitt, "Frequency detectors for PLL acquisition in timing and carrier recovery," IEEE Trans. Commun., vol. COM-27, pp. 1288-1295, Sept. 1979.
12. F. M. Gardner, Phaselock Techniques. New York: Wiley, 1979.
13. M. A. Meyer, "Digital techniques in analog systems," IRE Trans. Electron. Comp., vol. EC-3, pp. 23-29, June 1954.