The era of fully-depleted devices

Solid State Technology

Volumn 54, Issue 10, 2011, Pages 12-17

  Nguyen, Bich Yen ^a,b   Mazuré, Carlos ^b  

^a Soitec   (United States)

^b PARC TECHNOLOGIQUE DES FONTAINES   (France)

Author keywords

[No Author keywords available]

Indexed keywords

BULK TECHNOLOGIES; FULLY DEPLETED; FULLY DEPLETED DEVICES; GATE ELECTRODES; IC INDUSTRY; POWER REQUIREMENT; SILICON ON INSULATOR; ULTRA-THIN; UNDOPED CHANNELS;

CONDENSED MATTER PHYSICS;

SOLID STATE DEVICE STRUCTURES;

EID: 82755171141     PISSN: 0038111X     EISSN: None     Source Type: Trade Journal    
DOI: None     Document Type: Article

References (17)

1. S. Cristoloveanu et al., Chap. 4 of Handbook of Semiconductor Manufacturing Technology, 2nd edition (2007).
2. K. Cheng et al, "Fully-depleted extremely thin SOI technology fabricated by a novel integration scheme featuring implant-free, zero-Si-loss and faced raised S/D," VLSI Symp., pp 212-213 (2009).
3. T. Chiarella et al, "Benchmarking SOI and Bulk FinFET alternative for planar CMOS scaling succession," Solid-state Electronics 54, pp 855-860, (2010).
4. W. Schwarzenbach et al, ECS Trans, vol. 35, No. 5, pp 239-245, (2011).
5. C. Maleville et al, "SmartCut technology: from 300mm ultrathin SOI production to advanced engineered substrates," Solid-state Electron. 48 (6), pp. 1055-1063 (2004).
6. O. Weber et al, "High immunity to threshold voltage variation in undoped ultra-thin FDSOI MOSFETs and its physical understanding," IEDM Tech. Digest, # 10.4 (2008).
7. O. Faynot et al, "Planar fully depleted SOI technology: a powerful architecture for the 20nm node and beyond," IEDM Tech. Digest, paper 3.2.3 (2010).
8. S. Takagi et al, "III-V/Ge CMOS on si Platform," VLSI Symposium, pp. 147-148, (2010).
9. J.-P. Colinge, "Multiple gate SOI MOSFETs," Solid-state Electron. 48 (6), pp. 897-905 (2004).
10. T. Ernst et a l , "Ultimately thin double-gate SOI MOSFETs," IEEE Trans. On ED, Vol. 50, No 3, pp 830-838, (Mar. 2003).
11. J. Kavalieros, et al, "Tri-gate transistor architecture with high-k gate dielectrics, metal gates and strain engineering," VLSI Symposium, pp 50-51, (2006). (Pubitemid 351424120)
12. A. Thean et al, "Performances and variability comparisons between multi-gate FETs and planar SOI transistors," IEDM Tech. Digest, paper 34.2 (2006).
13. O. Webber et al, "Work Function engineering in gate-first technology for multi-Vt dual gate FDSOI CMOS on UTBOX," IEDM Tech. Digest, # 27.5 (2010).
14. Q. Liu et al, "Impact of back-bias on ultra-thin body and BOX (UTBB) Devices," VLSI Symposium, pp 16-161, (2011).
15. J.L. Pelloie, "FDSOI design migration from bulk at 20nm node," FDSOI Workshop, Taiwan, (Apr.2011) (http://www.soiconsortium.org/corners/fully- depleted-soi/april-2011).
16. T. Skotnicki, "Low power and high speed at low voltage for mobile applications," FDSOI Workshop, San Francisco, (Dec 2010) (http://www.soiconsortium.org/corners/fully-depletedsoi/ december-2010/index. php).
17. http://www.icknowledge.com/misc-technology/SoitecReport20ll0709.pdf