Reliability-aware system synthesis

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 409-414

  Glaß, Michael ^a   Lukasiewycz, Martin ^a   Streichelt, Thilo ^a   Haubelt, Christian ^a   Teich, Jürgen ^a  

^a UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CONSTRAINT THEORY; OPTIMIZATION; RELIABILITY THEORY; VIRTUAL REALITY;

RELIABILITY CONSTRAINTS; RELIABILITY-AWARE SYSTEMS;

EMBEDDED SYSTEMS;

EID: 34548331636     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364626     Document Type: Conference Paper

References (16)

1. Cern - Heavy Ion Collider. http://aliceinfo.cern.ch/static/ Documents/LHCC/cr5/cr5tpcfee.ppt.
2. Military Handbook 217FN2, Reliability Prediction of Electronic Equipment. Department of Defense, 1995.
3. A. Birolini. Reliability Engineering - Theory and Practice. Springer, 4th edition, Berlin, Heidelberg, New York, 2004.
4. S. Bleuler, M. Laumanns, L. Thiele, and E. Zitzler. PISA - A Platform and Programming Language Independent Interface for Search Algorithms. In Proceedings of the Second International Conference on Evolutionary Multi-Criterion Optimization, Lecture Notes in Computer Science (LNCS), volume 2632, pages 494-508, Faro, Protugal, Apr. 2003.
5. T. Blickle, J. Teich, and L. Thiele. System-level synthesis using Evolutionary Algorithms. J. Design Automation for Embedded Systems, 3(1):23-58, January 1998.
6. C. Bolchini, L. Pomante, F. Salice, and D. Sciuto. Reliability Properties Assessment at System Level: A Co-Design Framework. Journal of Electronic Testing, 18(3):351-356, 2002.
7. R. E. Bryant. Graph-based algorithms for boolean function manipulation. IEEE Transactions on Computers, 35(8):677-691, 1986.
8. D. W. Coit and A. E. Smith. Reliability Optimization of Series-Parallel Systems Using a Genetic Algorithm. IEEE Transactions on Reliability, 45(1):254-260, 1996.
9. R. Karri and A. Orailoǧlu. Transformation-Based High-Level Synthesis of Fault-Tolerant ASICs. In Proceedings of 29th Design Automation Conference (DAC'92), pages 662-665, USA, June 1992. ACM,IEEE.
10. F. L. Kastensmidt, G. Neuberger, L. Carro, and R. Reis. Designing and Testing Fault-Tolerant Techniques for SRAM-based FPGAs. In Proceedings of Computing Frontiers 2004, Ischia, Italy, Apr. 2004. ACM.
11. V. Kianzad and S. S. Bhattacharyya. CHARMED: A Multi-Objective Co-Synthesis Framework for Multi-Mode Embedded Systems. In Proceedings of the 15th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP'04), pages 28-40, Galveston, U.S.A., Sept. 2004.
12. A. Rauzy. New Algorithms for Fault Tree Analysis. Reliability Eng. and System Safety, 40:202-211, 1993.
13. T. Schlichter, M. Lukasiewycz, C. Haubelt, and J. Teich. Improving System Level Design Space Exploration by Incorporating SAT-Solvers into Multi-Objective Evolutionary Algorithms. In Proceedings of Annual Symposium on VLSI, pages 309-314, Karlsruhe, Germany, Mar. 2006. IEEE Computer Society.
14. L. Thiele, S. Chakraborty, M. Gries, and S. Künzli. Design Space Exploration of Network Processor Architectures. Network Processor Design: Issues and Practices, 1:55-89, Oct. 2002.
15. S. Tosun, N. Mansouri, E. Arvas, M. Kandemir, and Y. Xie. Reliability-Centric High-Level Synthesis. In Proceedings of Design Automation and Test in Europe (DATE'05), pages 1258-1263, Munich, Germany, Mar. 2005. IEEE.
16. Y. Xie, L. Li, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin. Reliability-Aware Cosynthesis for Embedded Systems. In Proceedings of ASAP'04, pages 41-50, Sept. 2004.